Phase Change Memory Write Cost Minimization

[1]  Yibo Li,et al.  Content-aware encoding for improving energy efficiency in multi-level cell resistive random access memory , 2013, 2013 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH).

[2]  Miodrag Potkonjak,et al.  Coding-based energy minimization for Phase Change Memory , 2012, DAC Design Automation Conference 2012.

[3]  Yuan Xie,et al.  Energy-efficient multi-level cell phase-change memory system with data encoding , 2011, 2011 IEEE 29th International Conference on Computer Design (ICCD).

[4]  E. Eleftheriou,et al.  Drift-Tolerant Multilevel Phase-Change Memory , 2011, 2011 3rd IEEE International Memory Workshop (IMW).

[5]  Tao Li,et al.  Mercury: A fast and energy-efficient multi-level cell based Phase Change Memory system , 2011, 2011 IEEE 17th International Symposium on High Performance Computer Architecture.

[6]  Yunnan Wu,et al.  Position Modulation Code for Rewriting Write-Once Memories , 2009, IEEE Transactions on Information Theory.

[7]  Xiaoxia Wu,et al.  Design exploration of hybrid caches with disparate memory technologies , 2010, TACO.

[8]  H.-S. Philip Wong,et al.  Phase Change Memory , 2010, Proceedings of the IEEE.

[9]  Guido Torelli,et al.  Voltage-Driven Partial-RESET Multilevel Programming in Phase-Change Memories , 2010, IEEE Transactions on Electron Devices.

[10]  Karin Strauss,et al.  Use ECP, not ECC, for hard failures in resistive memories , 2010, ISCA.

[11]  S.W. Nam,et al.  High performance PRAM cell scalable to sub-20nm technology with below 4F2 cell size, extendable to DRAM applications , 2010, 2010 Symposium on VLSI Technology.

[12]  Luis Alfonso Lastras-Montaño,et al.  Rewritable storage channels with limited number of rewrite iterations , 2010, 2010 IEEE International Symposium on Information Theory.

[13]  Jun Yang,et al.  Phase-Change Technology and the Future of Main Memory , 2010, IEEE Micro.

[14]  Hyunjin Lee,et al.  Flip-N-Write: A simple deterministic technique to improve PRAM write performance, energy and endurance , 2009, 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).

[15]  Tajana Simunic,et al.  PDRAM: A hybrid PRAM and DRAM main memory system , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[16]  Michael Langberg,et al.  Universal rewriting in constrained memories , 2009, 2009 IEEE International Symposium on Information Theory.

[17]  Jun Yang,et al.  A durable and energy efficient main memory using phase change memory technology , 2009, ISCA '09.

[18]  Onur Mutlu,et al.  Architecting phase change memory as a scalable dram alternative , 2009, ISCA '09.

[19]  Paul H. Siegel,et al.  A nearly optimal construction of flash codes , 2009, 2009 IEEE International Symposium on Information Theory.

[20]  Guido Torelli,et al.  A Bipolar-Selected Phase Change Memory Featuring Multi-Level Cell Storage , 2009, IEEE Journal of Solid-State Circuits.

[21]  Shih-Hung Chen,et al.  Phase-change random access memory: A scalable technology , 2008, IBM J. Res. Dev..

[22]  Seung-Yun Lee,et al.  A Low Power Phase-Change Random Access Memory using a Data-Comparison Write Scheme , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[23]  R. Bez,et al.  4-Mb MOSFET-selected /spl mu/trench phase-change memory experimental chip , 2005, IEEE Journal of Solid-State Circuits.

[24]  Rajeev Balasubramonian,et al.  Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures , 2000, MICRO 33.

[25]  Fang-Wei Fu,et al.  On the capacity and error-correcting codes of write-efficient memories , 2000, IEEE Trans. Inf. Theory.

[26]  R. Ahlswede,et al.  Coding for Write-Efficient Memory , 1989, Inf. Comput..

[27]  Teofilo F. GONZALEZ,et al.  Clustering to Minimize the Maximum Intercluster Distance , 1985, Theor. Comput. Sci..

[28]  A. Fiat,et al.  Generalized 'write-once' memories , 1984, IEEE Trans. Inf. Theory.

[29]  Adi Shamir,et al.  How to reuse a "write - once " memory (Preliminary Version) , 1982, STOC '82.