New and efficient decoding architecture for Quasi-Cyclic LDPC codes
暂无分享,去创建一个
[1] Frederic Guilloud,et al. Generic Architecture for LDPC Codes Decoding , 2004 .
[2] Jinghu Chen,et al. Density evolution for two improved BP-Based decoding algorithms of LDPC codes , 2002, IEEE Communications Letters.
[3] Xiaofei Huang,et al. Single-Scan Min-Sum Algorithms for Fast Decoding of LDPC Codes , 2006, 2006 IEEE Information Theory Workshop - ITW '06 Chengdu.
[4] Fabrice Monteiro,et al. A high throughput configurable parallel encoder architecture for Quasi-Cyclic Low-Density Parity-Check Codes , 2013, 2013 IEEE 19th International On-Line Testing Symposium (IOLTS).
[5] Manabu Hagiwara,et al. Quasicyclic low-density parity-check codes from circulant permutation matrices , 2009, IEEE Transactions on Information Theory.
[6] Xu Chen,et al. A 2.0 Gb/s Throughput Decoder for QC-LDPC Convolutional Codes , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.
[7] Joseph R. Cavallaro,et al. Semi-parallel reconfigurable architectures for real-time LDPC decoding , 2004, International Conference on Information Technology: Coding and Computing, 2004. Proceedings. ITCC 2004..
[8] Gerald E. Sobelman,et al. A Reduced-Complexity Architecture for LDPC Layered Decoding Schemes , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[9] Joseph R. Cavallaro,et al. VLSI Architecture for Layered Decoding of QC-LDPC Codes With High Circulant Weight , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[10] Mohammed Atiquzzaman,et al. VLSI Architectures for Layered Decoding for Irregular LDPC Codes of WiMax , 2007, 2007 IEEE International Conference on Communications.