New and efficient decoding architecture for Quasi-Cyclic LDPC codes

In this paper, a new and efficient decoding architecture, Single-Scan Layer Decoding (SLD), is realized in FPGA for multi-rate Quasi-Cyclic LDPC (QC-LDPC) codes. The SLD algorithm simplifies the nodes updating process and messages storing process of the offset min-sum algorithm, speeding up the decoding process and reducing nearly a half of resources consumption. Besides, the SLD algorithm, introducing the semi-parallel architecture into decoding architecture, can increase the convergence rate by 2X and decrease the interconnect complexity of hardware implementation. For multi-rate QC-LDPC Codes in 802.11.n, comparing with float-point software implementation, the degradations of the fixed-point SLD algorithm with 10 iterations in FPGA are all less than 0.ldB and the throughput of different code rates are all above 100Mbps.

[1]  Frederic Guilloud,et al.  Generic Architecture for LDPC Codes Decoding , 2004 .

[2]  Jinghu Chen,et al.  Density evolution for two improved BP-Based decoding algorithms of LDPC codes , 2002, IEEE Communications Letters.

[3]  Xiaofei Huang,et al.  Single-Scan Min-Sum Algorithms for Fast Decoding of LDPC Codes , 2006, 2006 IEEE Information Theory Workshop - ITW '06 Chengdu.

[4]  Fabrice Monteiro,et al.  A high throughput configurable parallel encoder architecture for Quasi-Cyclic Low-Density Parity-Check Codes , 2013, 2013 IEEE 19th International On-Line Testing Symposium (IOLTS).

[5]  Manabu Hagiwara,et al.  Quasicyclic low-density parity-check codes from circulant permutation matrices , 2009, IEEE Transactions on Information Theory.

[6]  Xu Chen,et al.  A 2.0 Gb/s Throughput Decoder for QC-LDPC Convolutional Codes , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  Joseph R. Cavallaro,et al.  Semi-parallel reconfigurable architectures for real-time LDPC decoding , 2004, International Conference on Information Technology: Coding and Computing, 2004. Proceedings. ITCC 2004..

[8]  Gerald E. Sobelman,et al.  A Reduced-Complexity Architecture for LDPC Layered Decoding Schemes , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  Joseph R. Cavallaro,et al.  VLSI Architecture for Layered Decoding of QC-LDPC Codes With High Circulant Weight , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  Mohammed Atiquzzaman,et al.  VLSI Architectures for Layered Decoding for Irregular LDPC Codes of WiMax , 2007, 2007 IEEE International Conference on Communications.