Dynamic degradation of a-InGaZnO thin-film transistors under pulsed gate voltage stress

Instability of amorphous InGaZnO thin-film transistors under pulsed gate voltage (Vg) stress with steep transitions was experimentally investigated. The device threshold voltage (Vth) shifts positively depending on the number of pulse repetitions of the applied Vg pulses. For steeper pulse falling time (tf), more degradation occurs. In addition, for different base voltages of the Vg pulses, the maximum Vth degradation occurs under the condition that Vg pulses are symmetric about the flat band voltage. Such dynamic degradation is attributed to hot-carrier induced charge injection into the gate insulator and/or trapping at the interface near the source/drain regions during the tf transients.

[1]  Hyuck-In Kwon,et al.  Effect of Temperature and Electric Field on Degradation in Amorphous InGaZnO TFTs Under Positive Gate and Drain Bias Stress , 2014, IEEE Electron Device Letters.

[2]  Fa-Hsyang Chen,et al.  Two-step Electrical Degradation Behavior in α-InGaZnO Thin-film Transistor Under Gate-bias Stress , 2013, IEEE Electron Device Letters.

[3]  T. Kamiya,et al.  Present status of amorphous In–Ga–Zn–O thin-film transistors , 2010, Science and technology of advanced materials.

[4]  Mingxiang Wang,et al.  Separation of the Geometric Current in Charge Pumping Measurement of Polycrystalline Si Thin-Film Transistors , 2014, IEEE Transactions on Electron Devices.

[5]  Y. Uraoka,et al.  Unique Phenomenon in Degradation of Amorphous In2O3–Ga2O3–ZnO Thin-Film Transistors under Dynamic Stress , 2011 .

[6]  M. Han,et al.  Effect of Charge Trapping/Detrapping on Threshold Voltage Shift of IGZO TFTs under AC Bias Stress , 2012 .

[7]  Tien-Yu Hsieh,et al.  Investigating the Drain-Bias-Induced Degradation Behavior Under Light Illumination for InGaZnO Thin-Film Transistors , 2012, IEEE Electron Device Letters.

[8]  Mingxiang Wang,et al.  Degradation Behaviors of Metal-Induced Laterally Crystallized n-Type Polycrystalline Silicon Thin-Film Transistors Under DC Bias Stresses , 2007, IEEE Transactions on Electron Devices.

[9]  Jerzy Kanicki,et al.  P-11: DC/AC Electrical Instability of R.F. Sputter Amorphous In-Ga-Zn-O TFTs , 2009 .

[10]  Ting‐Chang Chang,et al.  Investigating the degradation behavior caused by charge trapping effect under DC and AC gate-bias stress for InGaZnO thin film transistor , 2011 .

[11]  Mingxiang Wang,et al.  Analysis of Degradation Mechanisms in Low-Temperature Polycrystalline Silicon Thin-Film Transistors under Dynamic Drain Stress , 2012, IEEE Transactions on Electron Devices.

[12]  J. Hur,et al.  Electrical stress-induced instability of amorphous indium-gallium-zinc oxide thin-film transistors under bipolar ac stress , 2009 .