Emerging silicon-on-nothing (SON) devices technology
暂无分享,去创建一个
Stephane Monfray | T. Skotnicki | D. Chanemougame | R. Palla | S. Descombes | N. Carriere | Claire Fenouillet-Beranger | Alexandre Talbot | Pascale Mazoyer | Francois Leverd | C. Jenny | N. Buffet | Didier Dutartre | Yves Morand | Y. Le Friec | R. Pantel | S. Borel | D. Louis | T. Skotnicki | D. Dutartre | R. Pantel | S. Monfray | C. Fenouillet-Béranger | F. Leverd | D. Chanemougame | P. Mazoyer | Y. Morand | S. Descombes | A. Talbot | R. Palla | D. Louis | C. Jenny | N. Buffet | Y. L. Friec | S. Borel | N. Carriere
[1] M. Ieong,et al. Characteristics and device design of sub-100 nm strained Si N- and PMOSFETs , 2002, 2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303).
[2] D. Frank,et al. Device design considerations for double-gate, ground-plane, and single-gated ultra-thin SOI MOSFET's at the 25 nm channel length generation , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).
[3] H.-S.P. Wong,et al. Experimental evaluation of carrier transport and device design for planar symmetric/asymmetric double-gate/ground-plane CMOSFETs , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).
[4] Jeffrey Bokor,et al. Gate length scaling and threshold voltage control of double-gate MOSFETs , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).
[5] Gerard Ghibaudo,et al. Analytical models of subthreshold swing and threshold voltage for thin- and ultra-thin-film SOI MOSFETs , 1990 .
[6] M. Jurczak,et al. Silicon-on-Nothing (SON)-an innovative process for advanced CMOS , 2000 .
[7] L. Selmi,et al. An experimental study of low field electron mobility in double-gate, ultra-thin SOI MOSFETs , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).
[8] Qi Xiang,et al. 15 nm gate length planar CMOS transistor , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).
[9] M. Haond,et al. First 80 nm SON (Silicon-On-Nothing) MOSFETs with perfect morphology and high electrical performance , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).
[10] T. Skotnicki,et al. A new analog/digital CAD model for sub-halfmicron MOSFETs , 1994, Proceedings of 1994 IEEE International Electron Devices Meeting.
[11] J. Bolk,et al. A manufacturable 25 nm planar MOSFET technology , 2001, 2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184).
[12] T. Skotnicki,et al. Heavily doped and extremely shallow junctions on insulator by SONCTION (SilicON Cut-off juncTION) process , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).
[13] T. Skotnicki,et al. SON (silicon on nothing)-a new device architecture for the ULSI era , 1999, 1999 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.99CH36325).
[14] M. Haond,et al. SON (Silicon-On-Nothing) P-MOSFETs with totally silicided (CoSi/sub 2/) polysilicon on 5 nm-thick Si-films: the simplest way to integration of metal gates on thin FD channels , 2002, Digest. International Electron Devices Meeting,.
[15] J. Treichler,et al. Triple-self-aligned, planar double-gate MOSFETs: devices and circuits , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).
[16] T. Skotnicki,et al. Totally silicided (CoSi/sub 2/) polysilicon: a novel approach to very low-resistive gate (/spl sim/2/spl Omega///spl square/) without metal CMP nor etching , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).
[17] G. Dewey,et al. 30 nm physical gate length CMOS transistors with 1.0 ps n-MOS and 1.7 ps p-MOS gate delays , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).
[18] T. Hiramoto,et al. Impact of quantum mechanical effects on design of nano-scale narrow channel n- and p-type MOSFETs , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).
[19] T. Nigam,et al. 50 nm Vertical Replacement-Gate (VRG) pMOSFETs , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).
[20] M. Haond,et al. Highly-performant 38 nm SON (silicon-on-nothing) P-MOSFETs with 9 nm-thick channels , 2002, 2002 IEEE International SOI Conference.
[21] J. Kavalieros,et al. A 50 nm depleted-substrate CMOS transistor (DST) , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).
[22] U. Langmann,et al. 50-nm vertical sidewall transistors with high channel doping concentrations , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).