Fault coverage improvement and test vector generation for combinational circuits using spectral analysis

This paper presents an algorithm for generating test vectors using static compaction. It employs spectral analysis to improve fault coverage and generate new test vectors based on the original ones. The technique can be used to improve fault coverage of RTL level vectors to detect gate level faults. Test generation, static compaction and fault coverage analysis are performed by using VHDL. The test generation algorithm generates a compact high fault coverage test vectors for combinational circuits described at different levels.

[1]  M. H. Haghbayan,et al.  Generating test patterns for sequential circuits using random patterns by PLI functions , 2010, 2010 East-West Design & Test Symposium (EWDTS).

[2]  Matteo Sonza Reorda,et al.  An enhanced FPGA-based low-cost tester platform exploiting effective test data compression for SoCs , 2009, 2009 12th International Symposium on Design and Diagnostics of Electronic Circuits & Systems.

[3]  P. Porwik,et al.  Spectral Modification of the LFSR - Sequence for Test Patterns Generation Improvement , 2007, 2007 14th International Conference on Mixed Design of Integrated Circuits and Systems.

[4]  Michael S. Hsiao,et al.  Efficient spectral techniques for sequential ATPG , 2001, DATE '01.

[5]  D. A. Bell.  Walsh functions and Hadamard matrixes , 1966 .

[6]  Yiorgos Makris,et al.  Independent test sequence compaction through integer programming , 2003, Proceedings 21st International Conference on Computer Design.

[7]  Elizabeth M. Rudnick,et al.  Efficient Techniques for Dynamic Test Sequence Compaction , 1999, IEEE Trans. Computers.

[8]  Kenneth George Beauchamp,et al.  Applications of Walsh and related functions : with an introduction to sequency theory , 1985 .

[9]  Irith Pomeranz,et al.  On improving static test compaction for sequential circuits , 2001, VLSI Design 2001. Fourteenth International Conference on VLSI Design.

[10]  Rolf Drechsler,et al.  Comparative Study by Solving the Test Compaction Problem , 2008, 38th International Symposium on Multiple Valued Logic (ismvl 2008).