FPGA Performance Optimization Via Chipwise Placement Considering Process Variations
暂无分享,去创建一个
Jinjun Xiong | Lei He | Mike Hutton | Lerong Cheng | M. Hutton | Jinjun Xiong | Lei He | Lerong Cheng
[1] J. Meigs,et al. WHO Technical Report , 1954, The Yale Journal of Biology and Medicine.
[2] Yan Lin,et al. FPGA device and architecture evaluation considering process variations , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..
[3] Vladimir Zolotov,et al. Gate sizing using incremental parameterized statistical timing analysis , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..
[4] Sachin S. Sapatnekar,et al. Statistical Timing Analysis Considering Spatial Correlations using a Single Pert-Like Traversal , 2003, ICCAD 2003.
[5] Yan Lin,et al. Placement and Timing for FPGAs Considering Variations , 2006, 2006 International Conference on Field Programmable Logic and Applications.
[6] Bo-Cheng Lai,et al. Leakage power analysis of a 90nm FPGA , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..
[7] Michael Orshansky,et al. An efficient algorithm for statistical minimization of total power under timing yield constraints , 2005, Proceedings. 42nd Design Automation Conference, 2005..
[8] K. Ravindran,et al. First-Order Incremental Block-Based Statistical Timing Analysis , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[9] C. E. Clark. The Greatest of a Finite Set of Random Variables , 1961 .
[10] Vaughn Betz,et al. Architecture and CAD for Deep-Submicron FPGAS , 1999, The Springer International Series in Engineering and Computer Science.