An Interleaving Reduction for Reachability Checking in Symbolic Modeling
暂无分享,去创建一个
Alexander A. Letichevsky | Vladimir S. Peschanenko | Oleksandr A. Letychevskyi | A. Letichevsky | V. Peschanenko
[1] David L. Dill,et al. Better verification through symmetry , 1996, Formal Methods Syst. Des..
[2] Edsger W. Dijkstra,et al. Hierarchical ordering of sequential processes , 1971, Acta Informatica.
[3] Anton Guba,et al. Specializations in Symbolic Verification , 2013 .
[4] Alexander A. Letichevsky,et al. Properties of a predicate transformer of the VRS system , 2010 .
[5] Kenneth L. McMillan,et al. Trace Theoretic Verification of Asynchronous Circuits Using Unfoldings , 1995, CAV.
[6] Daniel Kroening,et al. Approximation Refinement for Interpolation-Based Model Checking , 2008, VMCAI.
[7] José Meseguer,et al. Symbolic Model Checking of Infinite-State Systems Using Narrowing , 2007, RTA.
[8] Olexander A. Letychevskyi,et al. About One Efficient Algorithm for Reachability Checking in Modeling and Its Implementation , 2012, ICTERI.
[9] Alexander A. Letichevsky,et al. Insertion Modeling System , 2011, Ershov Memorial Conference.
[10] Wojciech Penczek,et al. Partial Order Reductions for Model Checking Temporal-epistemic Logics over Interleaved Multi-agent Systems , 2010, Fundam. Informaticae.
[11] Frédéric Herbreteau,et al. Unfolding Concurrent Well-Structured Transition Systems , 2007, TACAS.