A 1-V 100MS/s 8-bit CMOS Switched-Opamp Pipelined ADC Using Loading-Free Architecture

A 1V, 8-bit dual-mode ADC is realized using multi-phase switched-opamp (SO) technique. Employing a proposed loading-free pipelined ADC architecture and a fast-wake-up dual-input-dual-output switchable opamp, the ADC achieves 100MS/s conversion rate, which is the fastest operation speed reported at 1-V supply, and comparable to many high-voltage switched-capacitor (SC) ADC. Implemented in a 0.18mum CMOS process, the ADC obtains a peak SNR of 45dB and SFDR of 52.6dB while dissipating only 30mW

[1]  Byung-Moo Min,et al.  A 69-mW 10-bit 80-MSample/s Pipelined CMOS ADC , 2003, IEEE J. Solid State Circuits.

[2]  Kari Halonen,et al.  A 220-MSample/s CMOS Sample-and-Hold Circuit Using Double-Sampling , 1999 .

[3]  Kari Halonen,et al.  Circuit Techniques for Low-Voltage and High-Speed A/D Converters , 2002 .

[4]  H.C. Luong,et al.  A 1-V 100-MS/s 8-bit CMOS Switched-Opamp Pipelined ADC Using Loading-Free Architecture , 2007, IEEE Journal of Solid-State Circuits.

[5]  I. Mehr,et al.  A 55-mW, 10-bit, 40-Msample/s Nyquist-rate CMOS ADC , 2000 .

[6]  D. Miyazaki,et al.  A 16 mW 30 MSample/s 10 b pipelined A/D converter using a pseudo-differential architecture , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[7]  Stephen H. Lewis,et al.  A 250-mW, 8-b, 52-Msamples/s parallel-pipelined A/D converter with reduced number of amplifiers , 1997, IEEE J. Solid State Circuits.

[8]  P. R. Gray,et al.  A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter , 1999, IEEE J. Solid State Circuits.

[9]  Stephen H. Lewis,et al.  Optimizing the stage resolution in pipelined, multistage, analog-to-digital converters for video-rate applications , 1992 .

[10]  W. Sansen,et al.  A 900-mV low-power ΔΣ A/D converter with 77-dB dynamic range , 1998, IEEE J. Solid State Circuits.

[11]  Paul R. Gray,et al.  A power optimized 13-b 5 Msamples/s pipelined analog-to-digital converter in 1.2 /spl mu/m CMOS , 1996 .

[12]  R. Castello,et al.  A 1 V 1.8 MHz CMOS switched-opamp SC filter with rail-to-rail output swing , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[13]  B. Razavi,et al.  An 8-bit 150-MHz CMOS A/D converter , 1999, IEEE Journal of Solid-State Circuits.

[14]  K. Takasuka,et al.  A 1.4 V switched capacitor filter , 1990, IEEE Proceedings of the Custom Integrated Circuits Conference.

[15]  Deog-Kyoon Jeong,et al.  A 30mW 8b 200MS/s pipelined CMOS ADC using a switched-opamp technique , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[16]  Paul R. Gray,et al.  A 10 b, 20 Msample/s, 35 mW pipeline A/D converter , 1995, IEEE J. Solid State Circuits.

[17]  H.C. Luong,et al.  A 1V Low-Power Single-Chip CMOS WLAN IEEE 802.11a Transceiver , 2006, 2006 Proceedings of the 32nd European Solid-State Circuits Conference.

[18]  J. Bjornsen,et al.  A cost-efficient high-speed 12-bit pipeline ADC in 0.18-/spl mu/m digital CMOS , 2005, IEEE Journal of Solid-State Circuits.

[19]  Michiel Steyaert,et al.  Switched-opamp: an approach to realize full CMOS switched-capacitor circuits at very low power supply voltages , 1994, IEEE J. Solid State Circuits.

[20]  V.S.L. Cheung,et al.  A 1 V 10.7 MHz switched-opamp bandpass /spl Sigma//spl Delta/ modulator using doublesampling finite-gain-compensation technique , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[21]  Kari Halonen,et al.  1-V 9-bit pipelined switched-opamp ADC , 2001 .