An 80nm 4Gb/s/pin 32b 512Mb GDDR4 Graphics DRAM with Low-Power and Low-Noise Data-Bus Inversion

A 4Gb/s/pin 32b parallel 512Mb GDDR4 SDRAM is implemented in an 80nm DRAM process. It employs a data-bus inversion coding scheme with an analog majority voter insensitive to mismatch, which reduces peak-to-peak jitter by 21 ps and voltage fluctuation by 68mV. A dual duty-cycle corrector is proposed to average duty error, and tuning is added to the auto-calibration of driver and termination impedance.

[1]  William J. Dally,et al.  Digital systems engineering , 1998 .

[2]  Mircea R. Stan,et al.  Bus-invert coding for low-power I/O , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[3]  Jin-Young Kim,et al.  An 8 Gb/s/pin 9.6 ns Row-Cycle 288 Mb Deca-Data Rate SDRAM With an I/O Error Detection Scheme , 2006, IEEE Journal of Solid-State Circuits.

[4]  Shyh-Jye Jou,et al.  Low switching noise and load-adaptive output buffer design techniques , 2001 .

[5]  Lee-Sup Kim,et al.  A 500MHz DLL with second order duty cycle corrector for low jitter , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[6]  Won Namgoong,et al.  Multilevel differential encoding with precentering for high-speed parallel link transceiver , 2005 .

[7]  Mark Horowitz,et al.  A 700-Mb/s/pin CMOS signaling interface using current integrating receivers , 1997 .

[8]  Michael P. Flynn,et al.  A low-power 8-PAM serial-transceiver in 0.5 μm digital CMOS , 2001 .

[9]  M.A. Horowitz,et al.  A 50% noise reduction interface using low-weight coding , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.

[10]  Soo-In Cho,et al.  A 512-Mb DDR3 SDRAM prototype with CIO minimization and self-calibration techniques , 2006, VLSIC 2006.

[11]  Hyun Bae Lee,et al.  Extraction of LRGC Matrices for 8-Coupled Uniform Lossy Transmission Lines Using 2-Port VNA Measurements , 2006, IEICE Trans. Electron..

[12]  Thomas H. Lee,et al.  A 2.5 V CMOS delay-locked loop for 18 Mbit, 500 megabyte/s DRAM , 1994, IEEE J. Solid State Circuits.

[13]  C.W. Werner,et al.  A 2 Gb/s/pin 4-PAM parallel bus interface with transmit crosstalk cancellation, equalization, and integrating receivers , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).