A voltage-controlled capacitance offset calibration technique for high resolution dynamic comparator

This paper presents a high resolution and wide range offset calibration technique for high resolution comparators. The proposed calibration technique significant reduces the calibration capacitance from conventional 2n binary-scaled capacitors array to a small voltage-controlled capacitor. Furthermore, it utilizes inherent system clock to perform calibration and does not require extra clock phase. After proposed calibration, simulation result shows an offset of conventional dynamic comparators being reduced from 35mV to 350μV (one sigma) operating at 1GHz in 65nm CMOS technology with only 20μW power in calibration.

[1]  Degang Chen,et al.  A New High Precision Low Offset Dynamic Comparator for High Resolution High Speed ADCs , 2006, APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems.

[2]  Geert Van der Plas,et al.  A 150MS/s 133μW 7b ADC in 90nm digital CMOS Using a Comparator-Based Asynchronous Binary-Search sub-ADC , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[3]  Jan Craninckx,et al.  A 2.2mW 5b 1.75GS/s Folding Flash ADC in 90nm Digital CMOS , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[4]  Shouli Yan,et al.  A 52mW 10b 210MS/s two-step ADC for digital-IF receivers in 0.13μm CMOS , 2008, 2008 IEEE Custom Integrated Circuits Conference.

[5]  Paul R. Gray,et al.  A 10 b, 20 Msample/s, 35 mW pipeline A/D converter , 1995, IEEE J. Solid State Circuits.

[6]  Geert Van der Plas,et al.  A 0.16pJ/Conversion-Step 2.5mW 1.25GS/s 4b ADC in a 90nm Digital CMOS Process , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[7]  Kai-Cheung Juang,et al.  A 6-Bit, 1.2-GS/s ADC with wideband THA in 0.13-μm CMOS , 2008, 2008 IEEE Asian Solid-State Circuits Conference.

[8]  Kari Halonen,et al.  A mismatch insensitive CMOS dynamic comparator for pipeline A/D converters , 2000, ICECS 2000. 7th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.00EX445).

[9]  Behzad Razavi,et al.  Principles of Data Conversion System Design , 1994 .