Electromechanical Adiabatic Computing: Towards Attojoule Operation

Considerable efforts have been devoted to the design of low-power digital electronics. However, after decades of improvements and maturation, CMOS technology could face an efficiency ceiling. This is due to the trade-off between leakage and conduction losses inherent to transistors. Consequently, the lowest dissipation per operation remains nowadays few decades higher than the theoretical Landauer''s limit (3 zJ at 300 K). Adiabatic CMOS architectures are good candidates for reducing the dynamic losses. But adiabatic operation reduces operating frequency, thus exacerbating the leakage loss. Consequently, transistors could not be the appropriate support for adiabatic logic. In this paper, we bring in a new paradigm for computation. The elementary device which replaces transistor is based on coupled moving masses suspended by springs. Such objects can be fabricated with MEMS in order to provide a relatively high computing speed (in the order of 1 MHz for a micrometer-scaled device). In this paradigm, the logic states are encoded mechanically instead of electrically. The computation is performed by means of electrostatic interactions between the moving elements. We show how they can be arranged in order to create combinational logic gates that can be cascaded. Information is injected and extracted electrically, thus allowing compatibility with conventional circuits. We estimate resistive and damping dissipation of the system via electromechanical simulations, for the case of an AND gate. When the gate is driven adiabatically, the energy per operation drops in the range of the attojoule, even with a micrometer-scaled elementary device. This dissipation almost vanishes for lower frequencies of operation. This suggests that electromechanical adiabatic computing (EMAC) could be able to approach Landauer''s limit. EMAC could be valuable for devices operating under high energy constrains with low computing power requirements, such as future massively spread environmental sensors.

[1]  Josef A. Nossek,et al.  Optimal charging of capacitors , 2000 .

[2]  Michael Curt Elwenspoek,et al.  Comb-drive actuators for large displacements , 1996 .

[3]  H. Hammer.  Analytical Model for Comb-Capacitance Fringe Fields , 2010, Journal of Microelectromechanical Systems.

[4]  Alexandre Valentian,et al.  Comparing CMOS-Based and NEMS-Based Adiabatic Logic Circuits , 2013, RC.

[5]  J. G. Koller,et al.  Adiabatic Switching, Low Energy Computing, And The Physics Of Storing And Erasing Information , 1992, Workshop on Physics and Computation.

[6]  L. Warne,et al.  Electrophysics of micromechanical comb actuators , 1995 .

[7]  Kazuhiro Hane,et al.  Submicrometer Comb-Drive Actuators Fabricated on Thin Single Crystalline Silicon Layer , 2009, IEEE Transactions on Industrial Electronics.

[8]  Pascal Nouet,et al.  Investigation of the power-clock network impact on adiabatic logic , 2016, 2016 IEEE 20th Workshop on Signal and Power Integrity (SPI).

[9]  K. Kuhn,et al.  Scaling Limits of Electrostatic Nanorelays , 2013, IEEE Transactions on Electron Devices.

[10]  Pengfei Yang,et al.  Computation of capacitance and electrostatic forces for the electrostatically driving actuators considering fringe effects , 2015 .

[11]  Kaushik Roy,et al.  Robust subthreshold logic for ultra-low power operation , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[12]  Gaël Pillonnet,et al.  Adiabatic capacitive logic: A paradigm for low-power logic , 2017, 2017 IEEE International Symposium on Circuits and Systems (ISCAS).

[13]  Tommaso Toffoli,et al.  A nanomechanical Fredkin gate. , 2014, Nano letters.

[14]  Izzet Kale,et al.  Investigation of stepwise charging circuits for power-clock generation in Adiabatic Logic , 2016, 2016 12th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME).

[15]  Anantha P. Chandrakasan,et al.  Minimizing power consumption in digital CMOS circuits , 1995, Proc. IEEE.

[16]  R. Landauer,et al.  Irreversibility and heat generation in the computing process , 1961, IBM J. Res. Dev..

[17]  Nisha Checka,et al.  FDSOI Process Technology for Subthreshold-Operation Ultralow-Power Electronics , 2010, Proceedings of the IEEE.

[18]  C. Lent,et al.  Minimum energy for computation, theory vs. experiment , 2011, 2011 11th IEEE International Conference on Nanotechnology.

[19]  Antonios Bazigos,et al.  Ultra-low-energy adiabatic dynamic logic circuits using nanoelectromechanical switches , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).

[20]  Isabelle Ferain,et al.  Multigate transistors as the future of classical metal–oxide–semiconductor field-effect transistors , 2011, Nature.

[21]  William C. Tang,et al.  Electrostatically balanced comb drive for controlled levitation , 1990, IEEE 4th Technical Digest on Solid-State Sensor and Actuator Workshop.

[22]  Luca Gammaitoni,et al.  Sub-kBT micro-electromechanical irreversible logic gate , 2015, Nature Communications.

[23]  Kwen-Siong Chong,et al.  An Ultra-Low Power Asynchronous-Logic In-Situ Self-Adaptive $V_{\rm DD}$ System for Wireless Sensor Networks , 2013, IEEE Journal of Solid-State Circuits.

[24]  Junwei Lu,et al.  A single-layer micromachined tunable capacitor with an electrically floating plate , 2016 .

[25]  Nestoras Tzartzanis,et al.  Low-power digital systems based on adiabatic-switching principles , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[26]  Gaël Pillonnet,et al.  Capacitive-Based Adiabatic Logic , 2017, RC.