A 1.6 Mbps Digital-QAM System for DSL Transmission

An all digital-QAM system is studied here for high-speed data transmission on digital subscriber loops. All elements of the system have been fully investigated and their effects on overall system performance documented. In particular, the following issues have been explicitly addressed: utility of an adaptive error-prediction (noise-prediction) filter; equalizer size and convergence; blind equalization; choice of constellation size and center frequency; combined timing/carrier recovery; and the oversampling requirements of a numerically-controlled-oscillator (NCO) for potential use in the timing and carrier recovery loop. The paper relies on simulation results to investigate and quantify the overall interactions of the various blocks. Throughout the paper emphasis has been placed on reducing the complexity of the system for implementation on an integrated circuit (IC). It is expected that the information provided here will serve as a good starting point for an IC designer to start the implementation of a transceiver ASIC

[1]  Rajeev Jain,et al.  Performance Analysis of an All-Digital BPSK Direct-Sequence Spread-Spectrum IF Receiver Architecture , 1993, IEEE J. Sel. Areas Commun..

[2]  Sergio Benedetto,et al.  Digital Transmission Theory , 1987 .

[3]  Babak Daneshrad,et al.  A VLSI architecture for a single-chip 5-Mbaud QAM receiver , 1992, [Conference Record] GLOBECOM '92 - Communications for Global Users: IEEE.

[4]  H. Samueli,et al.  A 64-Tap CMOS Echo Canceller/Decision Feedback Equalizer for 2B1Q HDSL Transceivers , 1991, IEEE J. Sel. Areas Commun..

[5]  K. Sistanizadeh,et al.  Spectral compatibility of asymmetrical digital subscriber lines (ADSL) with basic rate DSLs, HDSLs, and T1 lines , 1991, IEEE Global Telecommunications Conference GLOBECOM '91: Countdown to the New Millennium. Conference Record.

[6]  H. Samueli,et al.  A 700-MHz 24-b pipelined accumulator in 1.2- mu m CMOS for application as a numerically controlled oscillator , 1993 .

[7]  H. Samueli,et al.  A 60-mbaud, 480-mbit/s, 256-qam Decision-feedback equalizer in 1.2μm CMOS , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.

[8]  J.-J. Werner,et al.  Bandwidth-efficient digital transmission up to 155 Mb/s over unshielded twisted pair wiring , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.

[9]  I. Kalet,et al.  Optimized decision feedback equalization versus optimized orthogonal frequency division multiplexing, for high-speed data transmission over the local cable network , 1989, IEEE International Conference on Communications, World Prosperity Through Communications,.

[10]  G. Cherubini,et al.  A quaternary partial-response class-IV system for 125 Mbit/s data transmission over unshielded twisted-pair cables , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.

[11]  J.A.C. Bingham,et al.  Multicarrier modulation for data transmission: an idea whose time has come , 1990, IEEE Communications Magazine.

[12]  H. Samueli,et al.  A 200-MHz all-digital QAM modulator and demodulator in 1.2- mu m CMOS for digital radio applications , 1991 .

[13]  H. Samueli,et al.  A transceiver for 800 kb/s full-duplex transmission over digital subscriber loops using a custom VLSI adaptive filter processor , 1991, 1991 International Symposium on VLSI Technology, Systems, and Applications - Proceedings of Technical Papers.

[14]  Gregory J. Pottie,et al.  Combined Coding and Precoding for PAM and QAM HDSL Systems , 1991, IEEE J. Sel. Areas Commun..

[15]  Nikolaos Zervos,et al.  Combined Trellis Coding and DFE through Tomlinson Precoding , 1991, IEEE J. Sel. Areas Commun..

[16]  John M. Cioffi,et al.  A Discrete Multitone Transceiver System for HDSL Applications , 1991, IEEE J. Sel. Areas Commun..

[17]  J. Huber,et al.  Design and performance of an all-digital adaptive 2.048 Mbit/s data transmission system using noise prediction , 1989, IEEE International Symposium on Circuits and Systems,.

[18]  R. P. Colbeck,et al.  A single-chip 2B1Q U-interface transceiver , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[19]  Babak Daneshrad,et al.  Performance analysis of a QAM adaptive receiver for 1.6 Mbps digital subscriber line transmission , 1992, [Conference Record] SUPERCOMM/ICC '92 Discovering a New World of Communications.

[20]  Babak Daneshrad,et al.  A carrier and timing recovery technique for QAM transmission on digital subscriber loops , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.

[21]  John M. Cioffi,et al.  Performance Evaluation of a Multichannel Transceiver System for ADSL and VHDSL Services , 1991, IEEE J. Sel. Areas Commun..

[22]  S. Weinstein,et al.  Data Transmission by Frequency-Division Multiplexing Using the Discrete Fourier Transform , 1971 .

[23]  H. Samueli,et al.  A 150-MHz Direct Digital Frequency Synthesizer In 1.25/spl mu/m CMOS With -90dBc Spurious Performance , 1991 .

[24]  Babak Daneshrad,et al.  Finite wordlength requirements for adaptive signal processing elements in digital QAM ADSL systems , 1994, Proceedings of ICC/SUPERCOMM'94 - 1994 International Conference on Communications.