论文信息 - Real time on-chip characterization of time delay arising from multi-level-metallization: decoupling of pure charging and drift-and-charging

Real time on-chip characterization of time delay arising from multi-level-metallization: decoupling of pure charging and drift-and-charging

Time delay, /spl tau//sub D/ due to MLM is systematically characterized in circuit operating conditions. Novel utilization of simple test patterns is shown to enable: (a) separation of pure charging and drift-and-charging contributions to /spl tau//sub D/, hence, (b) fast and accurate quantification of /spl tau//sub D/ in the limit of superconducting metal lines or low temperature operation, and (c) dynamic extraction of MLM parameters and their contribution to /spl tau//sub D/.

[1] M. Bohr. Interconnect scaling-the real limiter to high performance ULSI , 1995, Proceedings of International Electron Devices Meeting.

[2] Keh-Jeng Chang,et al. 2001 needs for multi-level interconnect technology , 1995 .

[3] Yamashita,et al. Interconnect Scaling Scenario Using A Chip Level Interconnect Model , 1997, 1997 Symposium on VLSI Technology.

[4] Jeong-Mo Hwang,et al. Accurate extraction of reverse leakage current components of shallow silicided p/sup +/-n junction for quarter- and sub-quarter-micron MOSFET's , 1998 .