Design guidelines for Suzuki stacks as reliable high-speed Josephson voltage drivers

The application of superconducting circuits for high-performance computing and high-speed analog-to-digital converters suffers from the difficulty of amplifying the weak signals of superconducting circuits to the volt level of semiconductor electronics. We refer to the most accepted Josephson circuit used to amplify weak signals of about a millivolt to several tens of millivolts as a Suzuki stack. It can be directly triggered by a single flux quantum pulse and has a very high switching speed of about 25 ps. We report here an in-depth study of design issues for Suzuki stacks with extensive systematic simulations as well as experimental results. We explain the origin of previously reported phenomena such as multiple-level switching, high bit-error-rates, and interactions between stacks, and give design guidance for avoidance of such problems. We show experimental results for a set of Suzuki stacks operating correctly and independently with a single power supply. The presented design guidelines address important characteristics that need to be optimized: output voltage, bias margins, operating frequency, bit-error-rate, delay, power dissipation, and physical size. (Some figures may appear in colour only in the online journal)

[1]  K. Likharev,et al.  RSFQ TECHNOLOGY: PHYSICS AND DEVICES , 2001 .

[2]  Xiaofan Meng,et al.  High-Speed Hybrid Superconductor-to-Semiconductor Interface Circuit With Ultra-Low Power Consumption , 2013, IEEE Transactions on Applied Superconductivity.

[3]  Hans-Georg Meyer,et al.  Linearity of a Digital SQUID Magnetometer , 2011, IEEE Transactions on Applied Superconductivity.

[4]  M. Suzuki,et al.  An interface circuit for a Josephson-CMOS hybrid digital system , 1999, IEEE Transactions on Applied Superconductivity.

[5]  Xiaofan Meng,et al.  Josephson-CMOS hybrid memory with ultra-high-speed interface circuit , 2003 .

[7]  A. Inoue,et al.  A Josephson driver to interface Josephson junctions to semiconductor transistors , 1988, Technical Digest., International Electron Devices Meeting.

[8]  Shinya Hasuo,et al.  Applications of synchronized switching in series-parallel-connected Josephson junctions , 1990 .

[9]  S.V. Rylov,et al.  Josephson output interfaces for RSFQ circuits , 1997, IEEE Transactions on Applied Superconductivity.

[10]  C. M. Natarajan,et al.  Superconducting nanowire single-photon detectors: physics and applications , 2012, 1204.5560.

[11]  S. Tahara,et al.  High-frequency clock operation of Josephson 256-word/spl times/16-bit RAMs , 1999, IEEE Transactions on Applied Superconductivity.

[12]  Pascal Febvre,et al.  European roadmap on superconductive electronics – status and perspectives☆ , 2010 .

[13]  S. Rylov,et al.  Superconducting Switching Amplifiers for High Speed Digital Data Links , 2009, IEEE Transactions on Applied Superconductivity.

[15]  Xiaofan Meng,et al.  A 10 GHz digital amplifier in an ultra-small-spread high-J/sub c/ Nb/Al-AlOx/Nb integrated circuit process , 1999, IEEE Transactions on Applied Superconductivity.

[16]  T. Ortlepp General design aspects of integrated superconductor electronics , 2009 .

[17]  M. Siegel,et al.  Demonstration of digital readout circuit for superconducting nanowire single photon detector. , 2011, Optics express.

[18]  Xiaofan Meng,et al.  64-kb Hybrid Josephson-CMOS 4 Kelvin RAM With 400 ps Access Time and 12 mW Read Power , 2013, IEEE Transactions on Applied Superconductivity.

[19]  F. H. Uhlmann,et al.  Cryogenic Semiconductor Amplifier for RSFQ-Circuits With High Data Rates at 4.2 K , 2009, IEEE Transactions on Applied Superconductivity.

[20]  Hisao Hayakawa,et al.  Operating Characteristics of Josephson Four-Junction Logic (4JL) Gate , 1982 .

[21]  A. Sahu,et al.  Digital Channelizing Radio Frequency Receiver , 2007, IEEE Transactions on Applied Superconductivity.

[22]  Yoshihito Hashimoto,et al.  Development of Cryopackaging and I/O Technologies for High-Speed Superconductive Digital Systems , 2008, IEICE Trans. Electron..

[23]  F. H. Uhlmann,et al.  Superconductor-to-Semiconductor Interface Circuit for High Data Rates , 2009, IEEE Transactions on Applied Superconductivity.

[24]  Yuki Yamanashi,et al.  Bit-Serial Single Flux Quantum Microprocessor CORE , 2008, IEICE Trans. Electron..