Fast and Accurate Interval-Based Timing Estimator for Variability-Aware FPGA Physical Synthesis Tools

Process variations of deep sub-micron technologies have created significant timing uncertainty. This generates the need for a new variability-aware physical synthesis tool for Field-Programmable Gate-Arrays (FPGAs). Ideally, variability-aware tools should be able to perform both timing variability estimation during the synthesis and timing variability analysis after the synthesis. Statistical static timing analysis (SSTA) methods are developed to perform timing variability analysis, but are computationally expensive and not fast enough. We propose a fast and accurate interval-based method for the timing variability estimation. This method uses correlation-aware affine intervals instead of probability density distributions to model timing uncertainties. Our model estimates the mean of timing variation within an accuracy of 99.9% and an average range looseness of -7.5% for the Monte Carlo (MC) model. A speed-up of about SOX and 4900X is achieved for the Correlation Aware Canonical Timing (CACT) model and MC model respectively.

[1]  Nicola Femia,et al.  Identification of DC-DC switching converters characteristics for control systems design using interval mathematics , 1996, 5th IEEE Workshop on Computers in Power Electronics.

[2]  Vladimir Zolotov,et al.  Parameterized block-based statistical timing analysis with non-Gaussian parameters, nonlinear delay functions , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[3]  Sachin S. Sapatnekar,et al.  Statistical timing analysis considering spatial correlations using a single PERT-like traversal , 2003, ICCAD-2003. International Conference on Computer Aided Design (IEEE Cat. No.03CH37486).

[4]  Robert B. Hitchcock,et al.  Timing Analysis of Computer Hardware , 1982, IBM J. Res. Dev..

[5]  Rob A. Rutenbar,et al.  Probabilistic Interval-Valued Computation: Toward a Practical Surrogate for Statistics Inside CAD Tools , 2008, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Lawrence T. Pileggi,et al.  Defining statistical sensitivity for timing optimization of logic circuits with large-scale process and environmental variations , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[7]  David Blaauw,et al.  Statistical timing analysis for intra-die process variations with spatial correlations , 2003, ICCAD-2003. International Conference on Computer Aided Design (IEEE Cat. No.03CH37486).

[8]  Mohab Anis,et al.  On statistical timing analysis with inter- and intra-die variations , 2005, Design, Automation and Test in Europe.

[9]  Jan M. Rabaey,et al.  Digital Integrated Circuits: A Design Perspective , 1995 .

[10]  Ankur Srivastava,et al.  A general framework for accurate statistical timing analysis considering correlations , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[11]  Vaughn Betz,et al.  Architecture and CAD for Deep-Submicron FPGAS , 1999, The Springer International Series in Engineering and Computer Science.

[12]  J. Stolfi,et al.  An Introduction to Affine Arithmetic , 2003 .

[13]  Yan Lin,et al.  Stochastic physical synthesis for FPGAs with pre-routing interconnect uncertainty and process variation , 2007, FPGA '07.

[14]  J. Stolfi,et al.  Aane Arithmetic and Its Applications to Computer Graphics , 1990 .

[15]  Sani R. Nassif,et al.  Modeling and analysis of manufacturing variations , 2001, Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169).