A sampling oscilloscope macro toward feedback physical design methodology
暂无分享,去创建一个
[1] T. Morie,et al. Reduced substrate noise digital design for improving embedded analog performance , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).
[2] M. Takamiya,et al. An on-chip 100 GHz-sampling rate 8-channel sampling oscilloscope with embedded sampling clock generator , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).
[3] Toshiro Tsukada,et al. Voltage-comparator-based measurement of equivalently sampled substrate noise waveforms in mixed-signal integrated circuits , 1996 .
[4] A. Yukawa,et al. A CMOS 8-Bit High-Speed A/D Converter IC , 1984, IEEE Journal of Solid-State Circuits.
[5] P. Senn,et al. A 27-MHz digital-to-analog video processor , 1988 .
[6] T. Rahal-Arabi,et al. On-die droop detector for analog sensing of power supply noise , 2004, IEEE Journal of Solid-State Circuits.
[7] M. Takamiya,et al. On-chip jitter-spectrum-analyzer for high-speed digital designs , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).