论文信息 - A new inner-product processor for FIR filter implementation

A new inner-product processor for FIR filter implementation

A new fixed-point inner-product processor is presented to be used in an FIR array processor implementation. The processor enhances the speed of operation with a slight increase in area. Moreover, the new processor would improve the noise performance of the system since a double-precision word is assigned for the output without incurring extra communication overhead.

[1] H. T. Kung. Systolic algorithms for the CMU warp processor , 1984 .

[2] H. T. Kung. Why systolic architectures? , 1982, Computer.

[3] Neil Weste,et al. Principles of CMOS VLSI Design , 1985 .

[4] S. Kung,et al. VLSI Array processors , 1985, IEEE ASSP Magazine.

[5] Andreas Antoniou,et al. Digital Filters: Analysis, Design and Applications , 1979 .

[6] M. O. Ahmad,et al. Design of an efficient VLSI inner-product processor for real-time DSP applications , 1989 .

[7] F. El-Guibaly,et al. Systolic implementation of linear-phase FIR filters , 1993, Proceedings of Canadian Conference on Electrical and Computer Engineering.