论文信息 - CMOS ring oscillator with combined delay stages

CMOS ring oscillator with combined delay stages

Abstract Full transistor voltage control oscillators by delay stages are studied in this paper. First we describe the general conditions of oscillators and after introducing some common inverters, calculating their delay times, we analyze the dependence of delay time to variation of power supply voltage. The analyzing results show that the delay of basic type inverter varies in the opposite direction as that of current starved inverter, therefore to achieve better frequency stability versus voltage power supply changing, some combined structures of inverters are presented. The results of simulation by 0.18 CMOS technology library of HSPICE approve the analysis results.

[1] Ook Kim,et al. A 1.8-GHz self-calibrated phase-locked loop with precise I/Q matching , 2001, IEEE J. Solid State Circuits.

[2] B. Razavi,et al. A 10-Gb/s CMOS clock and data recovery circuit with a half-rate linear phase detector , 2001, IEEE J. Solid State Circuits.

[3] Behzad Razavi,et al. RF Microelectronics , 1997 .

[4] Chih-Kong Ken Yang,et al. A 0.5-/spl mu/m CMOS 4.0-Gbit/s serial link transceiver with data recovery using oversampling , 1998 .

[5] Zoran Stamenkovic,et al. A CMOS Voltage Controlled Ring Oscillator with Improved Frequency Stability , 2010 .

[6] Lizhong Sun,et al. A 1.25-GHz 0.35-μm monolithic CMOS PLL based on a multiphase ring oscillator , 2001, IEEE J. Solid State Circuits.