INTRODUCING DIGITAL CIRCUITS DESIGN AND FORMAL VERIFICATION CONCURRENTLY

This paper presents a curriculum where formal verification of digital designs is introduced concurrently with the basic techniques.

[1]  Sheldon B. Akers,et al.  Binary Decision Diagrams , 1978, IEEE Transactions on Computers.

[2]  Nicolas Halbwachs,et al.  Programming and Verifying Real-Time Systems by Means of the Synchronous Data-Flow Language LUSTRE , 1992, IEEE Trans. Software Eng..

[3]  Laurent Trilling,et al.  A PVS-Based Approach for Teaching Constructing Correct Iterations , 1999, World Congress on Formal Methods.