Quality of electronic design: from architectural level to test coverage

The purpose of this paper is to present a design methodology that complements existing methodologies by addressing the upper and the lower extremes of the design flow. The aim of the methodology is to increase design and product quality. At system level, emphasis is given to architecture generation, reconfiguration and quality assessment. Quality metrics and criteria, focused on design and test issues, are used for the purpose. At physical level, a Defect-Oriented Test (DOT) approach and test reuse are the basis of the methodology to estimate test effectiveness, or defects coverage. Tools which implement the methodology are presented. Results are shown for a public domain PIC processor, used as a SOC embedded core.

[1]  M. Birnbaum,et al.  How VSIA Answers the SOC Dilemma , 1999, Computer.

[2]  João Paulo Teixeira,et al.  Defect-oriented Verilog fault simulation of SoC macros using a stratified fault sampling technique , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[3]  Bruce Hendrickson,et al.  The Chaco user`s guide. Version 1.0 , 1993 .

[4]  Sandip Kundu,et al.  Defect-Based Test : A Key Enabler for Successful Migration to Structural Test , 1999 .

[5]  Marc F. Witteman,et al.  Design for Testability in Hardware-Software Systems , 1996, IEEE Des. Test Comput..

[6]  Brown,et al.  Defect Level as a Function of Fault Coverage , 1981, IEEE Transactions on Computers.

[7]  Yervant Zorian,et al.  Built-in self-test for digital integrated circuits , 1994, AT&T Technical Journal.

[8]  Grady Booch,et al.  Object-Oriented Design with Applications , 1990 .

[9]  João Paulo Teixeira,et al.  Defect level evaluation in an IC design environment , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  William E. Lorensen,et al.  Object-Oriented Modeling and Design , 1991, TOOLS.

[11]  João Paulo Teixeira,et al.  Physical design of testable CMOS digital integrated circuits , 1991 .

[12]  R. G. Bennetts,et al.  Testability Concepts for Digital ICs , 1995 .

[13]  Rodham E. Tulloss,et al.  The Test Access Port and Boundary Scan Architecture , 1990 .

[14]  M. Ray Mercer,et al.  On the decline of testing efficiency as fault coverage approaches 100% , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[15]  Robert C. Aitken,et al.  Test sets and reject rates: all fault coverages are not created equal , 1993, IEEE Design & Test of Computers.

[16]  João Paulo Teixeira,et al.  Metrics and Criteria for Quality Assessment of Testable Hw/Sw Systems Architectures , 1999, J. Electron. Test..

[17]  Yervant Zorian,et al.  Testing embedded-core based system chips , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[18]  John Paul Shen,et al.  Inductive Fault Analysis of MOS Integrated Circuits , 1985, IEEE Design & Test of Computers.

[19]  Luciano Lavagno,et al.  Embedded System Codesign: Synthesis and Verification , 1995 .

[20]  João Paulo Teixeira,et al.  Sampling techniques of non-equally probable faults in VLSI systems , 1998, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231).

[21]  João Paulo Teixeira,et al.  Defect-oriented test quality assessment using fault sampling and simulation , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[22]  C. Glenn Shirley.  A DEFECT MODEL OF RELIABILITY* , 2002 .