A low power VLSI architecture of SOVA-based turbo-code decoder using scarce state transition scheme

In this paper, we propose a low power VLSI architecture of Soft-Output-Viterbi-Algorithm (SOVA) based turbo-code decoder using a scarce state transition scheme (SST). A register exchange survival memory unit (RE-SMU) and systolic block are used in the implementation of SOVA for high throughput and low latency. SST is used to reduce the power consumption. Simulation results show that the power consumption of RE-SMU and the systolic block is reduced significantly. The power consumption of the add-compare-select (ACS) block is also reduced by as much as 20% after 4 iterations of turbo-code decoding.

[1]  Oliver M. Collins The subtleties and intricacies of building a constraint length 15 convolutional decoder , 1992, IEEE Trans. Commun..

[2]  Roger S. Cheng,et al.  Improvements in SOVA-based decoding for turbo codes , 1997, Proceedings of ICC'97 - International Conference on Communications.

[3]  A. Glavieux,et al.  Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1 , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.

[4]  Chi-Ying Tsui,et al.  Low power soft output Viterbi decoder scheme for turbo code decoding , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.

[5]  Trieu-Kien Truong,et al.  A VLSI design for a trace-back Viterbi decoder , 1992, IEEE Trans. Commun..

[6]  Shuji Kubota,et al.  HIGH-SPEED AND HIGH-CODING-GAIN VITERBI DECODER WITH LOW POWER CONSUMPTION EMPLOYING SST (SCARCE STATE TRANSITION) SCHEME. , 1986 .

[7]  J. Bibb Cain,et al.  Error-Correction Coding for Digital Communications , 1981 .

[8]  Claude Berrou,et al.  A low complexity soft-output Viterbi decoder architecture , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.

[9]  Claude Berrou,et al.  An IC for turbo-codes encoding and decoding , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.