Image-rejection receiver using on-chip active notch filters for 2.4-GHz band wireless communication applications

This paper presents the design and experimental results of image-rejection (IR) receiver front-end for 2.4-GHz band applications. The proposed IR-receiver front-end integrates a third-order active notch filter into each of conventional cascode low noise amplifier and down-conversion mixer to achieve high image-rejection ratio (IRR). The image signal is suppressed and the wanted signal is maximized due to series and parallel resonator effects of the notch filter, respectively. Consequently, the proposed IR-receiver front-end implemented in a standard 0.18 μm CMOS technology has the power gain of 21.5 dB, the noise figure of 3.5 dB, the input third order intermodulation product of −15 dBm and the IRR of 56 dB. The IR-receiver front-end dissipates a total of 5.5 mA from supply voltage of 1.8 V.

[1]  Wonchan Kim,et al.  A 1 GHz image-rejection down-converter in 0.8 /spl mu/m CMOS technology , 1998 .

[2]  Sun Hee Kim,et al.  A Dual‐Mode 2.4‐GHz CMOS Transceiver for High‐Rate Bluetooth Systems , 2004 .

[3]  C. L. Lee.  Parallel implementation of motion-compensation for HDTV video decoder , 1997 .

[4]  M. A. Copeland,et al.  A 1.9-GHz silicon receiver with monolithic image filtering , 1998 .

[5]  Trung-Kien Nguyen,et al.  Image-rejection CMOS low-noise amplifier design optimization techniques , 2005, IEEE Transactions on Microwave Theory and Techniques.

[6]  S. Mahdavi,et al.  Fully integrated 2.2-mW CMOS front end for a 900-MHz wireless receiver , 2002 .

[7]  H.R. Rategh,et al.  A 5-GHz CMOS wireless LAN receiver front end , 2000, IEEE Journal of Solid-State Circuits.

[8]  A.A. Abidi,et al.  A 4.5-mW 900-MHz CMOS receiver for wireless paging , 2000, IEEE Journal of Solid-State Circuits.

[9]  J.R. Long,et al.  A low-voltage 5.1-5.8-GHz image-reject receiver with wide dynamic range , 2000, IEEE Journal of Solid-State Circuits.

[10]  P.B. Khannur,et al.  A 2.45GHz fully-differential CMOS image-reject mixer for Bluetooth application , 2002, 2002 IEEE MTT-S International Microwave Symposium Digest (Cat. No.02CH37278).

[11]  P.E. Allen,et al.  A 1.9GHz image-reject front-end with automatic tuning in a 0.15/spl mu/m CMOS technology , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[12]  W. Bachtold,et al.  A 6.5-mW receiver front-end for Bluetooth in 0.18-/spl mu/m CMOS , 2002, 2002 IEEE MTT-S International Microwave Symposium Digest (Cat. No.02CH37278).

[13]  Robert G. Meyer,et al.  Noise in current-commutating CMOS mixers , 1999, IEEE J. Solid State Circuits.

[14]  Behzad Razavi,et al.  Challenges in portable RF transceiver design , 1996 .

[15]  Chuan Yi Tang,et al.  A 2.|E|-Bit Distributed Algorithm for the Directed Euler Trail Problem , 1993, Inf. Process. Lett..

[16]  Bruce A. Wooley,et al.  A 5-GHz CMOS transceiver for IEEE 802.11a wireless LAN systems , 2002 .

[17]  Trung-Kien Nguyen,et al.  Low‐Power Direct Conversion Transceiver for 915 MHz Band IEEE 802.15.4b Standard Based on 0.18 μm CMOS Technology , 2008 .

[18]  D.J. Allstot,et al.  An image-rejection down-converter for low-IF receivers , 2005, IEEE Transactions on Microwave Theory and Techniques.

[19]  S.A. Sanielevici,et al.  A 900 MHz transceiver chipset for two-way paging applications , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).