GA optimized SHE PWM hybrid cascaded H-bridge multilevel inverter with capacitor voltage balancing

Multilevel inverters are high voltage, high power devices with wide electrical applications due to their lower output harmonic component and device stress management capabilities. Manifold control strategies have been proposed and implemented for MLIs and fundamental frequency switching strategies are especially suited due to their ability to provide for higher efficiency. This paper proposes a hybrid cascaded multilevel inverter (HCMLI) using selective harmonic elimination pulse width modulation (SHE-PWM) that produces an eleven-level output voltage with two dc sources and a pre-charged capacitor using twelve switches, instead of conventional twenty switches and five dc sources. Genetic algorithm (GA) has been implemented to compute switching angles of the HCMLI in this work. GA optimized SHE-PWM technique is implemented in closed loop with switching logic enabling capacitor charge balancing embedded. A capacitor voltage averaging scheme to reduce the steady state voltage error of capacitor voltage is presented and the benefits for the same are analyzed and discussed in the simulation results. The control of HCMLI has been experimentally validated using 0.5-kW laboratory prototype and related experimental results are provided in this paper.

[1]  Keith Corzine,et al.  Performance characteristics of a cascaded two-level converter , 1999 .

[2]  M. Aredes,et al.  A DQ Synchronous Reference Frame Current Control for Single-Phase Converters , 2005, 2005 IEEE 36th Power Electronics Specialists Conference.

[3]  Leon M. Tolbert,et al.  Hybrid Cascaded H-bridges Multilevel Motor Drive Control for Electric Vehicles , 2006 .

[4]  V. Agelidis,et al.  Selective Harmonic Elimination PWM Control for Cascaded Multilevel Voltage Source Converters: A Generalized Formula , 2008, IEEE Transactions on Power Electronics.

[5]  Alex Q. Huang,et al.  Real-Time Algorithm for Minimizing THD in Multilevel Inverters With Unequal or Varying Voltage Steps Under Staircase Modulation , 2009, IEEE Transactions on Industrial Electronics.

[6]  L.M. Tolbert,et al.  Fundamental Frequency Switching Strategies of a Seven-Level Hybrid Cascaded H-Bridge Multilevel Inverter , 2009, IEEE Transactions on Power Electronics.

[7]  José R. Rodríguez,et al.  A Survey on Neutral-Point-Clamped Inverters , 2010, IEEE Transactions on Industrial Electronics.

[8]  Pengfei Guo,et al.  The enhanced genetic algorithms for the optimization design , 2010, 2010 3rd International Conference on Biomedical Engineering and Informatics.

[9]  D. Ahmadi,et al.  A Universal Selective Harmonic Elimination Method for High-Power Inverters , 2011, IEEE Transactions on Power Electronics.

[10]  Mehdi Ferdowsi,et al.  Investigation on Capacitor Voltage Regulation in Cascaded H-Bridge Multilevel Converters With Fundamental Frequency Switching , 2011, IEEE Transactions on Industrial Electronics.

[11]  A. Kavousi,et al.  Application of the Bee Algorithm for Selective Harmonic Elimination Strategy in Multilevel Inverters , 2012, IEEE Transactions on Power Electronics.

[12]  José R. Espinoza,et al.  Digital Implementation of Selective Harmonic Elimination Techniques in Modular Current Source Rectifiers , 2013, IEEE Transactions on Industrial Informatics.

[13]  Ye Zhang,et al.  Selective Harmonic Compensation (SHC) PWM for Grid-Interfacing High-Power Converters , 2014 .

[14]  Alex Ruderman,et al.  About Voltage Total Harmonic Distortion for Single- and Three-Phase Multilevel Inverters , 2015, IEEE Transactions on Industrial Electronics.