Dynamically Tuning Processor Resources with Adaptive Processing

By using adaptive processing to dynamically tune major microprocessor resources, developers can achieve greater energy efficiency with reasonable hardware and software overhead while avoiding undue performance loss. Adaptive processors require few additional transistors. Further, because adaptation occurs only in response to infrequent trigger events, the decision logic can be placed into a low-leakage state until such events occur.

[1]  Kanad Ghose,et al.  DYNAMIC ALLOCATION OF DATAPATH RESOURCES FOR LOW POWER , 2001 .

[2]  Kanad Ghose,et al.  Reducing power requirements of instruction scheduling through dynamic allocation of multiple datapath resources , 2001, Proceedings. 34th ACM/IEEE International Symposium on Microarchitecture. MICRO-34.

[3]  Douglas L. Jones,et al.  Design and evaluation of a cross-layer adaptation framework for mobile multimedia systems , 2003, IS&T/SPIE Electronic Imaging.

[4]  Christopher J. Hughes,et al.  Joint local and global hardware adaptations for energy , 2002, ASPLOS X.

[5]  David H. Albonesi.  Dynamic IPC/clock rate optimization , 1998, ISCA.

[6]  James E. Smith,et al.  Early-Stage Definition of LPX: A Low Power Issue-Execute Processor , 2002, PACS.

[7]  Antonio González,et al.  Energy-effective issue logic , 2001, ISCA 2001.

[8]  David Blaauw,et al.  Drowsy instruction caches: leakage power reduction using dynamic voltage scaling and cache sub-bank prediction , 2002, MICRO.

[9]  David M. Brooks,et al.  A circuit level implementation of an adaptive issue queue for power-aware microprocessors , 2001, GLSVLSI '01.

[10]  Rajeev Balasubramonian,et al.  Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures , 2000, MICRO 33.

[11]  David H. Albonesi,et al.  The Inherent Energy Efficiency of Complexity-Adaptive Processors , 1998 .

[12]  Michael C. Huang,et al.  Positional adaptation of processors: application to energy reduction , 2003, ISCA '03.

[13]  James E. Smith,et al.  Managing multi-configuration hardware via dynamic working set analysis , 2002, ISCA.

[14]  Michael L. Scott,et al.  Integrating adaptive on-chip storage structures for reduced dynamic power , 2002, Proceedings.International Conference on Parallel Architectures and Compilation Techniques.

[15]  Kaushik Roy,et al.  Reducing leakage in a high-performance deep-submicron instruction cache , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[16]  David H. Albonesi,et al.  Methodology for the analysis of dynamic application parallelism and its application to reconfigurable computing , 1999, Optics East.

[17]  Douglas L. Jones,et al.  Cross-layer adaptive video coding to reduce energy on general-purpose processors , 2003, Proceedings 2003 International Conference on Image Processing (Cat. No.03CH37429).