CMOS/SOS semi-static shift registers
暂无分享,去创建一个
Complementary metal-oxide-semiconductor (CMOS) technology has been combined with thin silicon on sapphire films (SOS) for the fabrication of shift registers designed for full TTL compatibility d.c. storage capability, 20 MHz operating frequency, single phase clock and data inputs, and double rail data outputs. Typical power dissipation levels were on the order of 500 nW per stage during standby and 250 /spl mu/W per stage when operating at 20 MHz.
[1] G. W. Cullen. The preparation and properties of chemically vapor deposited silicon on sapphire and spinel , 1971 .
[2] J. E. Meyer,et al. High-performance low-power CMOS memories using silicon-on-sapphire technology , 1972 .
[3] A. C. Ipri,et al. Low-threshold low-power CMOS/SOS for high-frequency counter applications , 1976 .