Thermo-compression bonding assembly process and reliability studies of Cu pillar bump on Cu/Low-K Chip

The cracking of the brittle ultra low-k dielectrics on advanced node silicon devices is a great concern for assembly processes. It is attributed mainly to various combinations of the Chip-Package-Interaction (CPI) effect. This challenge is further amplified by the adoption of Cu pillars to replace conventional solder bump flip chip interconnects as device bump pitch shrinks and the demand for higher I/O counts per area soars. The high modulus Cu pillar transfers more thermo-mechanical stress to the low k layer and increases the risk of dielectric cracks. The adoption of Cu pillars as interconnects is inevitable because Cu pillars offer better electrical performance than solder, and better a capability of forming finer pitch joints than the solder bump reflow process [1, 2]. It is therefore important to understand the CPI challenges of Cu pillar on low k chip and device to overcome them. This paper reports our studies on the process development challenges when employing TCB-NCP processes on large size (18×18mm) low k chips which were processed by using GLOBALFOUNDRIES' 28nm technology node. Discussions include methods to minimize bond forces for large bonding areas and key underfill (NCP) BOM property selections to mitigate large die size and high bump counts induced by cold joints and low k stress are explored. Thermo-mechanical modeling and simulation to compare TCB-NCP vs. conventional C4 reflow + capillary underfill process on low k layer stress to assist in package BOM selection is also studied and reported.

[1]  Yasumitsu Orii,et al.  Ultrafine-pitch C2 flip chip interconnections with solder-capped Cu pillar bumps , 2009, 2009 59th Electronic Components and Technology Conference.

[2]  M. Gaynes,et al.  Wafer level underfill for area array Cu pillar flip chip packaging of ultra low-k chips on organic substrates , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.

[3]  Nokibul Islam,et al.  Optimization of Compression Bonding processing temperature for fine pitch Cu-column flip chip devices , 2014, 2014 IEEE 64th Electronic Components and Technology Conference (ECTC).

[4]  Virendra Jadhav,et al.  Flip chip assembly challenges using high density, thin core carriers , 2005, Proceedings Electronic Components and Technology, 2005. ECTC '05..

[5]  Mike Ma,et al.  Development of thermal compression bonding with Non Conductive Paste for 3DIC fine pitch copper pillar bump interconnections , 2011, 2011 IEEE 13th Electronics Packaging Technology Conference.

[6]  Michael Gaynes,et al.  High performance wafer level underfill material with high filler loading , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[7]  Vempati Srinivasa Rao,et al.  Development of bonding process for high density fine pitch micro bump interconnections with wafer level underfill for 3D applications , 2013, 2013 IEEE 15th Electronics Packaging Technology Conference (EPTC 2013).

[8]  Nokibul Islam,et al.  Study of FCMBGA with low CTE core substrate , 2009, 2009 59th Electronic Components and Technology Conference.

[9]  Curtis Zwenger,et al.  Study of interconnection process for fine pitch flip chip , 2009, 2009 59th Electronic Components and Technology Conference.