A 1 Gb/s Mixed-Signal Baseband Analog Front-End for a 60 GHz Wireless Receiver

A low-power mixed-signal baseband analog front-end for 60 GHz, 1 Gb/s wireless communications has been implemented in a standard 90 nm CMOS process. The receiver is capable of operating under indoor multipath scenarios, resolving channels with up to 32 ns multipath delay spread. It uses mixed-signal equalization and carrier recovery in order to minimize the dynamic range requirements of the analog-to-digital converter circuitry. A new mixed-signal carrier phase recovery architecture, utilizing a replica tuning scheme employing Gilbert quad variable-gain amplifiers is introduced. The analog-to-digital converters use an active averaging technique that decouples the preamplifier gain from the averager input range, enabling enhanced suppression of mismatch-induced nonlinearities. These techniques enable a front-end with 6-bit linearity and dynamic range, while dissipating a low power consumption of 55 mW.

[1]  Ali M. Niknejad,et al.  A 60GHz 1V + 12.3dBm Transformer-Coupled Wideband PA in 90nm CMOS , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[2]  P.M. Figueiredo,et al.  A 90nm CMOS 1.2v 6b 1GS/s two-step subranging ADC , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[3]  B. Gaucher,et al.  A Silicon 60-GHz Receiver and Transmitter Chipset for Broadband Communications , 2006, IEEE Journal of Solid-State Circuits.

[4]  K. Kattmann,et al.  A Technique For Reducing Differential Non-linearity Errors In Flash A/D Converters , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[5]  Bumman Kim,et al.  A single-chip linear CMOS power amplifier for 2.4 GHz WLAN , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[6]  Ali M. Niknejad,et al.  A Highly Integrated 60GHz CMOS Front-End Receiver , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[7]  Shen-Iuan Liu,et al.  A 58-to-60.4GHz Frequency Synthesizer in 90nm CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[8]  R.W. Brodersen,et al.  Design of CMOS for 60GHz applications , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[9]  Behzad Razavi,et al.  Principles of Data Conversion System Design , 1994 .

[10]  K. Ohata,et al.  Wireless 1.25 Gb/s transceiver module at 60 GHz-band , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[11]  Ali Hajimiri,et al.  A wideband 77GHz, 17.5dBm power amplifier in silicon , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[12]  A. Hajimiri,et al.  A Wideband 77-GHz, 17.5-dBm Fully Integrated Power Amplifier in Silicon , 2006, IEEE Journal of Solid-State Circuits.

[13]  E.K.F. Lee,et al.  Design of low-power ROM-less direct digital frequency synthesizer using nonlinear digital-to-analog converter , 1999, IEEE J. Solid State Circuits.

[14]  R. Brodersen,et al.  Design of CMOS for 60 GHz Applications , 2003 .

[15]  Babak Vakili-Amini,et al.  A Dual-Band CMOS MIMO Radio SoC for IEEE 802.11n Wireless LAN , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[16]  A. Hajimiri,et al.  A 77GHz 4-Element Phased Array Receiver with On-Chip Dipole Antennas in Silicon , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[17]  G. E. Athanasiadou,et al.  Investigating the effects of antenna directivity on wireless indoor communication at 60 GHz , 1997, Proceedings of 8th International Symposium on Personal, Indoor and Mobile Radio Communications - PIMRC '97.

[18]  Keiichi Ohata,et al.  Wireless 1.25Gb/s transceiver module at 60GHz-band , 2002 .

[19]  Shouli Yan,et al.  A 32mW 1.25GS/s 6b 2b/step SAR ADC in 0.13μm CMOS , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[20]  T. Kwan,et al.  An adaptive analog continuous-time CMOS biquadratic filter , 1991, Proceedings of the IEEE 1991 Custom Integrated Circuits Conference.

[21]  David Amory Sobel,et al.  A Baseband Mixed-Signal Receiver Front-End for 1gbps Wireless Communications at 60ghz. , 2011 .

[22]  B. Floyd,et al.  60GHz transceiver circuits in SiGe bipolar technology , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[23]  B. Floyd,et al.  A silicon 60GHz receiver and transmitter chipset for broadband communications , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[24]  Kenji Suyama,et al.  A 4.5GHz LC-VCO with Self-Regulating Technique , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[25]  Shouli Yan,et al.  A 32 mW 1.25 GS/s 6b 2b/Step SAR ADC in 0.13 µm CMOS , 2009, IEEE J. Solid State Circuits.

[26]  R.W. Brodersen,et al.  A 1Gbps mixed-signal analog front end for a 60GHz wireless receiver , 2008, 2008 IEEE Symposium on VLSI Circuits.