A new SRAM cell design using CNTFETs
暂无分享,去创建一个
Yong-Bin Kim | F. Lombardi | Sheng Lin | Young Jun Lee | F. Lombardi | Young Jun Lee | Yong-Bin Kim | Sheng Lin
[1] Jörg Appenzeller,et al. Carbon Nanotubes for High-Performance Electronics—Progress and Prospect , 2008, Proceedings of the IEEE.
[2] K. Roy,et al. A 160 mV Robust Schmitt Trigger Based Subthreshold SRAM , 2007, IEEE Journal of Solid-State Circuits.
[3] Mark S. Lundstrom,et al. Theory of ballistic nanotransistors , 2003 .
[4] M. Ikeda,et al. Digital integrated circuit design for system-on-glass , 2008, 2008 International SoC Design Conference.
[5] E. Seevinck,et al. Static-noise margin analysis of MOS SRAM cells , 1987 .
[6] William J. Bowhill,et al. Design of High-Performance Microprocessor Circuits , 2001 .
[7] Zhiyu Liu,et al. Independent-gate and tied-gate FinFET SRAM Circuits: Design guidelines for reduced area and enhanced stability , 2007, 2007 Internatonal Conference on Microelectronics.
[8] Young Bok Kim,et al. A low power 8T SRAM cell design technique for CNFET , 2008, 2008 International SoC Design Conference.
[9] K. Natori,et al. Characteristics of a carbon nanotube field-effect transistor analyzed as a ballistic nanowire field-effect transistor , 2005 .