An accurate two dimensional threshold voltage model for nanoscale GCGS DG MOSFET including traps effects
暂无分享,去创建一个
F. Djeffal | M. Chahdi | T. Bentrcia | N. Boukhennoufa | M.A. Abdi | F. Djeffal | T. Bentrcia | M. Abdi | M. Chahdi | N. Boukhennoufa
[1] K. K. Young. Analysis of conduction in fully depleted SOI MOSFETs , 1989 .
[2] Ralph C. Merkle,et al. It's a small, small, small, small world , 1997 .
[3] Juin J. Liou,et al. An analytical threshold voltage model of NMOSFETs with hot-carrier induced interface charge effect , 2004 .
[4] M. L. Hafiane,et al. Numerical analysis of Double Gate and Gate All Around MOSFETs with bulk trap states , 2008 .
[5] A. Singh. An analytical study of hot-carrier degradation effects in sub-micron MOS devices , 2008 .
[6] F. Djeffal,et al. A two-dimensional analytical analysis of subthreshold behavior to study the scaling capability of nanoscale graded channel gate stack DG MOSFETs , 2009 .
[7] N. Lakhdar,et al. Analytical analysis of nanoscale multiple gate MOSFETs including effects of hot-carrier induced interface charges , 2009, Microelectron. Reliab..