Accurate logic simulation models for TTL totempole and MOS gates and tristate devices
暂无分享,去创建一个
[1] James S. Jephson,et al. A Three-Value Computer Design Verification System , 1969, IBM Syst. J..
[2] R. L. Wadsack,et al. Fault modeling and logic simulation of CMOS and MOS integrated circuits , 1978, The Bell System Technical Journal.
[3] Edward B. Eichelberger,et al. Hazard Detection in Combinational and Sequential Switching Circuits , 1965, IBM J. Res. Dev..
[4] Ernst G. Ulrich,et al. Concurrent simulation of nearly identical digital networks , 1974, Computer.
[5] Edward B. Eichelberger,et al. Hazard Detection in Combinational and Sequential Switching Circuits , 1964, IBM J. Res. Dev..