Accelerating Receiver Jitter Tolerance Testing on ATE

This chapter details the approaches that help to accelerate the receiver jitter tolerance testing thousandfold. According to the receiver characteristics and the test setup, we first propose a jitter tolerance extrapolation algorithm. Based on this algorithm, we then propose acceleration schemes for production test, as well as for characterization and silicon debugging. In this chapter, we first review the operation of a receiver in high-speed serial interfaces, and especially the clock data recovery block, under the influence of jitter, both in- and out-of-band. Then, we show how a jitter tolerance testing is conducted, including a detailed description of the jitter test signal generation. The key part is presented in a jitter extrapolation technique that will allow us to speed up the tests by inferring about the low BER performance from the actual tests undertaken at higher BER levels, in a fraction of time it would take otherwise.

[1]  B. Razavi,et al.  Analysis and modeling of bang-bang clock and data recovery circuits , 2004, IEEE Journal of Solid-State Circuits.

[2]  David C. Keezer,et al.  Source-synchronous testing of multilane PCI Express and HyperTransport buses , 2006, IEEE Design & Test of Computers.

[3]  Yongming Cai,et al.  Digital serial communication device testing and its implications on automatic test equipment architecture , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[4]  Yi Cai,et al.  Testing gigabit multilane SerDes interfaces with passive jitter injection filters , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[5]  Aubin Roy,et al.  A selt-testing BOST for high-frequency PLLs, DLLs, and SerDes , 2007, 2007 IEEE International Test Conference.

[6]  B. Razavi,et al.  Challenges in the design of high-speed clock and data recovery circuits , 2002, IEEE Commun. Mag..

[7]  J.D.H. Alexander.  Clock recovery from random binary signals , 1975 .

[8]  Behzad Razavi.  Designing BangBang PLLs for Clock and Data Recovery in Serial Data Transmission Systems , 2003 .

[9]  Dongwoo Hong,et al.  Bit-Error Rate Estimation for Bang-Bang Clock and Data Recovery Circuit in High-Speed Serial Links , 2008, 26th IEEE VLSI Test Symposium (vts 2008).

[10]  Yi Cai,et al.  Jitter testing for multi-Gigabit backplane SerDes - techniques to decompose and combine various types of jitter , 2002, Proceedings. International Test Conference.

[11]  Takahiro J. Yamaguchi,et al.  A new method for testing jitter tolerance of SerDes devices using sinusoidal jitter , 2002, Proceedings. International Test Conference.

[12]  Jinhua Chen,et al.  New methods for receiver internal jitter measurement , 2007, 2007 IEEE International Test Conference.

[13]  Zeljko Zilic,et al.  A high accuracy high throughput jitter test solution on ATE for 3GBPS and 6gbps serial-ata , 2007, 2007 IEEE International Test Conference.

[14]  Lin Wu,et al.  A transmit architecture with 4-tap feedforward equalization for 6.25/12.5Gb/s serial backplane communications , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[15]  Aubin Roy,et al.  Structural tests for jitter tolerance in SerDes receivers , 2005, ITC.

[16]  Fei Yuan,et al.  A new hybrid phase detector for reduced lock time and timing jitter of phase-locked loops , 2008 .

[17]  Yi Cai,et al.  Jitter Testing for Gigabit Serial Communication Transceivers , 2002, IEEE Des. Test Comput..

[18]  Zeljko Zilic,et al.  Modeling Simultaneous Switching Noise-Induced Jitter for System-on-Chip Phase-Locked Loops , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[19]  Sule Ozev,et al.  A Robust, Self-Tuning CMOS Circuit for Built-in Go/No-Go Testing of Synthesizer Phase Noise , 2006, 2006 IEEE International Test Conference.

[20]  Mike P. Li,et al.  On the accuracy of jitter separation from bit error rate function , 2002, Proceedings. International Test Conference.

[21]  S. Mehrmanesh,et al.  A comprehensive bang-bang phase detector model for high speed clock and data recovery systems , 2005, 2005 International Conference on Microelectronics.

[22]  Sule Ozev,et al.  An ADC-BiST Scheme Using Sequential Code Analysis , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[23]  Sandeep Kumar,et al.  An Accelerated Jitter Tolerance Test Technique on Ate for 1.5GB/S and 3GB/S Serial-ATA , 2006, 2006 IEEE International Test Conference.

[24]  Mohamed Hafed,et al.  Massively Parallel Validation of High-Speed Serial Interfaces using Compact Instrument Modules , 2006, 2006 IEEE International Test Conference.