论文信息 - The Indirect Binary n-Cube Microprocessor Array

The Indirect Binary n-Cube Microprocessor Array

This paper explores the possibility of using a large-scale array of microprocessors as a computational facility for the execution of massive numerical computations with a high degree of parallelism. By microprocessor we mean a processor realized on one or a few semiconductor chips that include arithmetic and logical facilities and some memory. The current state of LSI technology makes this approach a feasible and attractive candidate for use in a macrocomputer facility.

Marshall C. Pease | M. C. Pease | M. Pease

[1] Marshall C. Pease,et al. An Adaptation of the Fast Fourier Transform for Parallel Processing , 1968, JACM.

[2] Paul Budnik,et al. The Organization and Use of Parallel Memories , 1971, IEEE Transactions on Computers.

[3] Rodolfo Gonzalez. A Multilayer Iterative Circuit Computer , 1963, IEEE Trans. Electron. Comput..

[4] Charles Clos,et al. A study of non-blocking switching networks , 1953 .

[5] Duncan H. Lawrie,et al. Access and Alignment of Data in an Array Processor , 1975, IEEE Transactions on Computers.

[6] A. Joel. On permutation switching networks , 1968 .

[7] H. R. Ramanujam. Decomposition of Permutation Networks , 1973, IEEE Transactions on Computers.

[8] Richard M. Brown,et al. The ILLIAC IV Computer , 1968, IEEE Transactions on Computers.

[9] John Holland,et al. A universal computer capable of executing an arbitrary number of sub-programs simultaneously , 1959, IRE-AIEE-ACM '59 (Eastern).

[10] Daniel L. Slotnick,et al. The SOLOMON computer , 1962, AFIPS '62 (Fall).

[11] D. C. Opferman,et al. On a class of rearrangeable switching networks part I: Control algorithm , 1971 .

[12] W. T. Comfort. A modified Holland machine , 1963, AFIPS '63 (Fall).

[13] S. H. Unger,et al. A Computer Oriented toward Spatial Problems , 1899, Proceedings of the IRE.

[14] V. Benes,et al. Mathematical Theory of Connecting Networks and Telephone Traffic. , 1966 .