Robust high-performance low-power carry select adder

This paper proposes Dual Transition Skewed Logic (DTSL) based Carry Select Adder (CSA) suitable for processing units requiring low power and high performance with high noise immunity. We implemented 31-bit Carry Select Adders in three different logic styles: Dual Transition Skewed Logic (DTSL), Domino, and conventional static CMOS in TSMC 0.25um technology and compared them in terms of performance, power consumption and layout area. CSA using DTSL shows 36.7% and 17.7% improvements in power dissipation and performance, respectively, over domino, and 40.4% improvement in performance compared to a static CMOS CSA.

[1]  Kaushik Roy,et al.  Skewed CMOS: Noise-immune high-performance low-power static circuit family , 2000, Proceedings of the 26th European Solid-State Circuits Conference.

[2]  Kaushik Roy,et al.  Skewed CMOS: noise-tolerant high-performance low-power static circuit family , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[3]  Orest J. Bedrij.  Carry-Select Adder , 1962, IRE Trans. Electron. Comput..

[4]  Earl E. Swartzlander,et al.  A Spanning Tree Carry Lookahead Adder , 1992, IEEE Trans. Computers.

[5]  Dinesh Somasekhar,et al.  Power and dynamic noise considerations in high-performance CMOS VLSI , 1999 .

[6]  Vitit Kantabutra.  A Recursive Carry-Lookahead/Carry-Select Hybrid Adder , 1993, IEEE Trans. Computers.

[7]  Cheng-Kok Koh,et al.  High-performance low-power carry select adder using dual transition skewed logic , 2001, Proceedings of the 27th European Solid-State Circuits Conference.