An Accumulator-Based Compaction Scheme For Online BIST of RAMs

Transparent built-in self test (BIST) schemes for RAM modules assure the preservation of the memory contents during periodic testing. Symmetric transparent BIST skips the signature prediction phase required in traditional transparent BIST schemes, achieving considerable reduction in test time. In symmetric transparent BIST schemes proposed to date, output data compaction is performed using either single-input or multiple-input shift registers whose characteristic polynomials are modified during testing. In this paper the utilization of accumulator modules for output data compaction in symmetric transparent BIST for RAMs is proposed. It is shown that in this way the hardware overhead, the complexity of the controller, and the aliasing probability are considerably reduced.

[1]  Nicola Nicolici,et al.  Power-constrained embedded memory BIST architecture , 2003, Proceedings 18th IEEE Symposium on Defect and Fault Tolerance in VLSI Systems.

[2]  Albrecht P. Stroele,et al.  BIST Pattern Generators Using Addition and Subtraction Operations , 1997, J. Electron. Test..

[3]  Sanjay Gupta,et al.  Built-in self-test for multi-port RAMs , 1997, Proceedings Sixth Asian Test Symposium (ATS'97).

[4]  Jin-Fu Li,et al.  Diagnostic Data Compression Techniques for Embedded Memories with Built-In Self-Test , 2002, J. Electron. Test..

[5]  Hans-Joachim Wunderlich,et al.  Accumulator based deterministic BIST , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[6]  Cheng-Wen Wu,et al.  A Programmable BIST Core for Embedded DRAM , 1999, IEEE Des. Test Comput..

[7]  Hans-Joachim Wunderlich,et al.  Transparent Word-Oriented Memory BIST Based on Symmetric March Algorithms , 1999, EDCC.

[8]  Bernard Courtois,et al.  Built-in self-test in multi-port RAMs , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[9]  Ad J. van de Goor,et al.  An overview of deterministic functional RAM chip testing , 1990, CSUR.

[10]  A. J. van de Goor,et al.  Testing Semiconductor Memories: Theory and Practice , 1998 .

[11]  Kuen-Jong Lee,et al.  An on-chip march pattern generator for testing embedded memory cores , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[12]  Hans-Joachim Wunderlich,et al.  Symmetric transparent BIST for RAMs , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).

[13]  Wen-Ben Jone,et al.  A parallel built-in self-diagnostic method for embedded memoryarrays , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Ad J. van de Goor,et al.  Using March Tests to Test SRAMs , 1993, IEEE Des. Test Comput..

[15]  Ioannis Voyiatzis,et al.  Test vector embedding into accumulator-generated sequences: a linear-time solution , 2005, IEEE Transactions on Computers.

[16]  Constantin Halatsis,et al.  A concurrent built-in self-test architecture based on a self-testing RAM , 2005, IEEE Transactions on Reliability.

[17]  Said Hamdioui,et al.  Opens and Delay Faults in CMOS RAM Address Decoders , 2006, IEEE Transactions on Computers.

[18]  Said Hamdioui,et al.  New data-background sequences and their industrial evaluation for word-oriented random-access memories , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[19]  Michael Nicolaidis,et al.  Theory of Transparent BIST for RAMs , 1996, IEEE Trans. Computers.

[20]  Marian Marinescu,et al.  Simple and Efficient Algorithms for Functional RAM Testing , 1982, ITC.