Neuton-induced Multiple Bit Upsets on dynamically-stressed commercial SRAM arrays

We investigate the occurrence of Multiple Bit Upsets in commercial SRAMs of 4Mbits and 32Mbits when irradiated with neutrons. The devices were irradiated at TSL facility with QMN beams of energies from 50MeV to 180MeV. Experimental data demonstrate that the dynamic-stress increases SRAMs sensitivity as well as MBUs occurrence for both the memory types. We also show that both SEU and MBU cross section may depend on memory architecture and memory utilization.

[1]  C. Dyer,et al.  Neutron-Induced Single Event Effects Testing Across a Wide Range of Energies and Facilities and Implications for Standards , 2006, IEEE Transactions on Nuclear Science.

[2]  F. MacWilliams,et al.  The Theory of Error-Correcting Codes , 1977 .

[3]  Arnaud Virazel,et al.  Advanced Test Methods for SRAMs: Effective Solutions for Dynamic Fault Detection in Nanoscaled Technologies , 2009 .

[4]  P Rech,et al.  Impact of Resistive-Open Defects on SRAM Error Rate Induced by Alpha Particles and Neutrons , 2011, IEEE Transactions on Nuclear Science.

[5]  G. Gasiot,et al.  Alpha-Induced Multiple Cell Upsets in Standard and Radiation Hardened SRAMs Manufactured in a 65 nm CMOS Technology , 2006, IEEE Transactions on Nuclear Science.

[6]  Philippe Roche,et al.  Factors that impact the critical charge of memory elements , 2006, 12th IEEE International On-Line Testing Symposium (IOLTS'06).

[7]  T. Baker,et al.  Altitude and latitude variations in avionics SEU and atmospheric neutron flux , 1993 .

[8]  P.E. Dodd,et al.  Neutron-induced soft errors, latchup, and comparison of SER test methods for SRAM technologies , 2002, Digest. International Electron Devices Meeting,.

[9]  A. Lesea,et al.  The rosetta experiment: atmospheric soft error rate testing in differing technology FPGAs , 2005, IEEE Transactions on Device and Materials Reliability.

[10]  Benjamin Arazi,et al.  A commonsense approach to the theory of error correcting codes , 1988, MIT Press Series in Computer Systems.

[11]  F. Wrobel,et al.  Neutron-induced SEU in SRAMs: Simulations with n-Si and n-O interactions , 2005, IEEE Transactions on Nuclear Science.

[12]  O. Antoine,et al.  Theory of Error-correcting Codes , 2022 .

[13]  James L. Walsh,et al.  IBM experiments in soft fails in computer electronics (1978-1994) , 1996, IBM J. Res. Dev..

[14]  Janak H. Patel,et al.  Reliability of scrubbing recovery-techniques for memory systems , 1990 .

[15]  J. Maiz,et al.  Characterization of multi-bit soft error events in advanced SRAMs , 2003, IEEE International Electron Devices Meeting 2003.