High-PSRR all-digital delay locked loop with burst update mode and power noise damping scheme
暂无分享,去创建一个
Jinyeong Moon | Yongju Kim | Hongseok Choi | Byongtae Chung | Daehan Kwon | Seongjun Lee | Geunwoo Park | Jaemin Jang
[1] G. Taylor,et al. On-die clock jitter detector for high speed microprocessors , 2001, 2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185).
[2] Hirotaka Tamura,et al. A 3.2 Gb/s CDR Using Semi-Blind Oversampling to Achieve High Jitter Tolerance , 2007, IEEE Journal of Solid-State Circuits.
[3] Yiu-Fai Chan,et al. A portable digital DLL for high-speed CMOS interface circuits , 1999, IEEE J. Solid State Circuits.