Area, delay, power, and cost trends for metal-programmable structured ASICs (MPSAs)
暂无分享,去创建一个
[1] Behrooz Zahiri. Structured ASICs: opportunities and challenges , 2003, Proceedings 21st International Conference on Computer Design.
[2] Malgorzata Marek-Sadowska,et al. Via-configurable routing architectures and fast design mappability estimation for regular fabrics , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..
[3] Jarrod A. Roy,et al. Capo: robust and scalable open-source min-cut floorplacer , 2005, ISPD '05.
[4] J.A. Roy,et al. High-performance routing at the nanometer scale , 2007, 2007 IEEE/ACM International Conference on Computer-Aided Design.
[5] David A. Patterson,et al. Computer Architecture: A Quantitative Approach , 1969 .
[6] C.H. Stapper,et al. Integrated circuit yield statistics , 1983, Proceedings of the IEEE.
[7] Lawrence T. Pileggi,et al. Exploring logic block granularity for regular fabrics , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.
[8] Vaughn Betz,et al. Architecture and CAD for Deep-Submicron FPGAS , 1999, The Springer International Series in Engineering and Computer Science.
[9] Andrzej J. Strojwas,et al. Exploring regular fabrics to optimize the performance-cost trade-off , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).
[10] Jonathan Rose,et al. Measuring the Gap Between FPGAs and ASICs , 2007, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[11] Hai Zhou,et al. Track assignment: a desirable intermediate step between global routing and detailed routing , 2002, IEEE/ACM International Conference on Computer Aided Design, 2002. ICCAD 2002..