Four-phase micropipeline latch control circuits
暂无分享,去创建一个
[1] Paul Day,et al. Investigation into micropipeline latch design styles , 1995, IEEE Trans. Very Large Scale Integr. Syst..
[2] Nigel Charles Paver,et al. The Design and Implementation of an Asynchronous Microprocessor , 1994 .
[3] Tam-Anh Chu,et al. Synthesis of self-timed VLSI circuits from graph-theoretic specifications , 1987 .
[4] Michael Kishinevsky,et al. Concurrent hardware : the theory and practice of self-timed design , 1993 .
[5] Ivan E. Sutherland,et al. Micropipelines , 1989, Commun. ACM.
[6] James L. Peterson,et al. Petri net theory and the modeling of systems , 1981 .
[7] R. Brodersen,et al. A fully-asynchronous digital signal processor using self-timed circuits , 1990, 1990 37th IEEE International Conference on Solid-State Circuits.
[8] Jim D. Garside,et al. A micropipelined ARM , 1993, VLSI.
[9] Teresa H. Y. Meng,et al. Asynchronous design for programmable digital signal processors , 1991, IEEE Trans. Signal Process..
[10] Jim D. Garside,et al. AMULET1: a micropipelined ARM , 1994, Proceedings of COMPCON '94.
[11] Robert W. Brodersen,et al. A fully-asynchronous digital signal processor using self-timed circuits , 1990 .