A 1.36 μW 312–315 MHz synchronized-OOK receiver for wireless sensor networks using 65 nm SOTB CMOS technology

Abstract The paper presents a receiver design operating at 312–315 MHz frequency band for wireless sensor networks. The proposed architecture uses synchronized on–off-keying (S-OOK) modulation scheme, which includes clock information together with data, providing self-synchronization ability for the receiver without a separate clock and data recovery circuit. In addition, a new technique is also proposed to reduce active time of the RF font-end for better energy efficiency. The receiver architecture is verified by using discrete RF modules and FPGAs, then VLSI design is carried out on 65 nm Silicon-On-Thin-Buried-Oxide (SOTB) CMOS technology and simulated using SPICE models to illustrate effectiveness of the proposed architecture. Post-layout simulation shows −58.5 dBm sensitivity with 1.36 μW and 8.39 μW power consumption corresponding to 10 kbps and 100 kbps data rate, respectively.

[1]  Hoang Minh Thien,et al.  A 53µW −82dBm sensitivity 920MHz OOK receiver design using bias switch technique on 65nm SOTB CMOS technology , 2014, 2014 SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S).

[2]  Lei Wang,et al.  A Sub-GHz Mostly Digital Impulse Radio UWB Transceiver for Wireless Body Sensor Networks , 2014, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[3]  Behzad Razavi,et al.  RF Microelectronics , 1997 .

[4]  Hideharu Amano,et al.  A Perpetuum Mobile 32bit CPU with 13.4pJ/cycle, 0.14µA sleep current using Reverse Body Bias Assisted 65nm SOTB CMOS technology , 2014, 2014 IEEE COOL Chips XVII.

[5]  Behzad Razavi,et al.  RF Microelectronics (2nd Edition) (Prentice Hall Communications Engineering and Emerging Technologies Series) , 2011 .

[6]  Marco Crepaldi,et al.  An Ultra-Low-Power interference-robust IR-UWB transceiver chipset using self-synchronizing OOK modulation , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[7]  Xiaoyan Wang,et al.  A 2.4GHz/915MHz 51µW wake-up receiver with offset and noise suppression , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[8]  T. Hiramoto,et al.  Ultralow-voltage operation of Silicon-on-Thin-BOX (SOTB) 2Mbit SRAM down to 0.37 V utilizing adaptive back bias , 2013, 2013 Symposium on VLSI Circuits.

[9]  Nobuyuki Sugii,et al.  Ultralow-power LSI Technology with Silicon on Thin Buried Oxide (SOTB) CMOSFET , 2010 .

[10]  Takashi Morie,et al.  An ultra-low-power 2-step wake-up receiver for IEEE 802.15.4g wireless sensor networks , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[11]  A. H. Khalil,et al.  An ultra low power QPSK receiver based on super-regenerative oscillator with a novel digital phase detection technique , 2013 .

[12]  Xin Liu,et al.  A 2.4/5.8 GHz 10 μW wake-up receiver with −65/−50 dBm sensitivity using direct active rf detection , 2012, 2012 IEEE Asian Solid State Circuits Conference (A-SSCC).

[13]  Jan M. Rabaey,et al.  A 65 μW, 1.9 GHz RF to digital baseband wakeup receiver for wireless sensor nodes , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[14]  Takayasu Sakurai,et al.  An All 0 . 5 V , 1 Mbps , 315 MHz OOK Transceiver with 38-μ W Career-Frequency-Free Intermittent Sampling Receiver and 52-μ W Class-F Transmitter in 40-nm CMOS , 2012 .

[15]  S. C. Cripps,et al.  RF Power Amplifiers for Wireless Communications , 1999 .

[16]  S. Gambini,et al.  A 52 $\mu$ W Wake-Up Receiver With $-$ 72 dBm Sensitivity Using an Uncertain-IF Architecture , 2009, IEEE Journal of Solid-State Circuits.