Identification and verification of BEOL metal fails due to ESD stress using current density analysis tool

In this work, scaled BEOL structures with variable finger pitch and metal grids with variable spacing are tested under ESD stress. A current density analysis tool is used to simulate the hardware results. The tool is successfully verified for the metal fails for variable finger pitch and gridded structures.

[1]  Steven H. Voldman,et al.  High-current transmission line pulse characterization of aluminum and copper interconnects for advanced CMOS semiconductor technologies , 1998, 1998 IEEE International Reliability Physics Symposium Proceedings. 36th Annual (Cat. No.98CH36173).

[2]  M. Muhammad,et al.  Advanced ESD tool flow, testing and design verification results , 2012, Electrical Overstress / Electrostatic Discharge Symposium Proceedings 2012.

[3]  Souvick Mitra,et al.  A current density analysis tool to identify BEOL fails under ESD stress , 2011, EOS/ESD Symposium Proceedings.

[4]  M. Muhammad,et al.  Interaction between electrostatic discharge and electromigration on copper interconnects for advanced CMOS technologies , 2005, 2005 IEEE International Reliability Physics Symposium, 2005. Proceedings. 43rd Annual..

[5]  C. Hu,et al.  Characterization of VLSI circuit interconnect heating and failure under ESD conditions , 1996, Proceedings of International Reliability Physics Symposium.

[6]  Souvick Mitra,et al.  An ESD design automation framework and tool flow for nano-scale CMOS technologies , 2010, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2010.