A Wideband Millimeter-Wave Frequency Synthesis Architecture Using Multi-Order Harmonic-Synthesis and Variable $N$-Push Frequency Multiplication

This paper proposes an architecture and design approach for the realization of wideband millimeter-wave frequency synthesizers. This architecture uses two-step multi-order harmonic generation of a low frequency phase-locked signal to generate wideband millimeter-wave frequencies. The first step is implemented using a multi-order digital harmonic synthesis block combined with a multi-phase injection-locked oscillator. A variable N-push frequency multiplier uses the output of the oscillator to implement the second harmonic generation step. A prototype of the proposed system is designed and fabricated in 90 nm CMOS technology. Measurements show that using a phase-locked input signal of 1-1.43 GHz, the system can provide an output which covers the frequency range of 5-32 GHz. This represents a tuning bandwidth of 27 GHz with a tuning range of 146%. The measured phase noise at 1 MHz offset is -116 dBc/Hz and -99 dBc/Hz at 5 GHz and 32 GHz, respectively.

[1]  Ut-Va Koc,et al.  A single-chip 0.125–26GHz signal source in 0.18um SiGe BiCMOS , 2009, 2009 IEEE Radio Frequency Integrated Circuits Symposium.

[2]  Didier Belot,et al.  A 17.5-to-20.94GHz and 35-to-41.88GHz PLL in 65nm CMOS for wireless HD applications , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[3]  A.C. Carusone,et al.  CMOS Oscillators for Clock Distribution and Injection-Locked Deskew , 2009, IEEE Journal of Solid-State Circuits.

[4]  A. Buchwald,et al.  A 6 GHz phase-locked loop using AlGaAs/GaAs heterojunction bipolar transistors , 1992, 1992 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[5]  Changhua Cao,et al.  Millimeter-Wave CMOS Voltage-Controlled Oscillators , 2007, 2007 IEEE Radio and Wireless Symposium.

[6]  A.M. Niknejad,et al.  A 1.8-GHz LC VCO with 1.3-GHz tuning range and digital amplitude calibration , 2005, IEEE Journal of Solid-State Circuits.

[7]  Yanping Ding,et al.  A 50-GHz Phase-Locked Loop in 0.13-$\mu$ m CMOS , 2007, IEEE Journal of Solid-State Circuits.

[8]  Mizuki Motoyoshi,et al.  4.8 GHz CMOS Frequency Multiplier Using Subharmonic Pulse-Injection Locking for Spurious Suppression , 2008, IEICE Trans. Electron..

[9]  A. Rofougaran,et al.  A 900 MHz CMOS LC-oscillator with quadrature outputs , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[10]  G. Leuzzi,et al.  Nonlinear Microwave Circuit Design , 2004 .

[11]  Christian Bettstetter,et al.  GSM Digital Cellular Communication System , 2003 .

[12]  Mona Mostafa Hella,et al.  Triple-Push Operation for Combined Oscillation/Divison Functionality in Millimeter-Wave Frequency Synthesizers , 2010, IEEE Journal of Solid-State Circuits.

[13]  B. Razavi.  A study of injection locking and pulling in oscillators , 2004, IEEE Journal of Solid-State Circuits.

[14]  J. Silva-Martinez,et al.  A carrier frequency generator for multi-band UWB radios , 2006, IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2006.

[15]  G. Leuzzi,et al.  Nonlinear Microwave Circuit Design: Giannini/Nonlinear Microwave Circuit , 2005 .

[16]  Andrea Bevilacqua,et al.  UWB Fast-Hopping Frequency Generation Based on Sub-Harmonic Injection Locking , 2008, IEEE Journal of Solid-State Circuits.

[17]  K. Itoh,et al.  A Triple-Tuned Ultra-Wideband VCO , 2008, IEEE Transactions on Microwave Theory and Techniques.

[18]  B. Helal,et al.  A Low Jitter Programmable Clock Multiplier Based on a Pulse Injection-Locked Oscillator With a Highly-Digital Tuning Loop , 2008, IEEE Journal of Solid-State Circuits.

[19]  K. W. Martin,et al.  A 6-GHz integrated phase-locked loop using AlGaAs/GaAs heterojunction bipolar transistors , 1992 .

[20]  H. Sato,et al.  Millimeter-wave HBT MMIC synthesizers using subharmonically injection-locked oscillators , 1997, GaAs IC Symposium. IEEE Gallium Arsenide Integrated Circuit Symposium. 19th Annual Technical Digest 1997.

[21]  Yiu-Fai Chan,et al.  A portable digital DLL for high-speed CMOS interface circuits , 1999, IEEE J. Solid State Circuits.

[22]  M. Fujishima,et al.  4.8GHz CMOS frequency multiplier with subharmonic pulse-injection locking , 2007, 2007 IEEE Asian Solid-State Circuits Conference.

[23]  Ning Zhang,et al.  CMOS frequency generation system for W-band radars , 2009, 2009 Symposium on VLSI Circuits.

[24]  Liang-Hung Lu,et al.  Design of Wide-Tuning-Range Millimeter-Wave CMOS VCO With a Standing-Wave Architecture , 2007, IEEE Journal of Solid-State Circuits.

[25]  Peter R. Kinget,et al.  A 0.65V 2.5GHz Fractional-N Frequency Synthesizer in 90nm CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[26]  Tsuneo Tokumitsu,et al.  Injection-locked oscillator chain: a possible solution to millimeter-wave MMIC synthesizers , 1996, IMS 1996.

[27]  Enrico Monaco,et al.  A 13.1% tuning range 115GHz frequency generator based on an injection-locked frequency doubler in 65nm CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[28]  Andrea Bevilacqua,et al.  Transformer-Based Dual-Mode Voltage-Controlled Oscillators , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[29]  Christoph Scheytt,et al.  An Integrated 0.6–4.6 GHz, 5–7 GHz, 10–14 GHz, and 20–28 GHz Frequency Synthesizer for Software-Defined Radio Applications , 2009, IEEE Journal of Solid-State Circuits.

[30]  T. Chu,et al.  An Nth-harmonic oscillator using an N-push coupled oscillator array with voltage-clamping circuits , 2003, IEEE MTT-S International Microwave Symposium Digest, 2003.

[31]  K. V. Puglia.  Phase noise analysis of component cascades , 2002 .

[32]  Hossein Hashemi,et al.  Wideband Multi-Mode CMOS VCO Design Using Coupled Inductors , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[33]  Edgar Sánchez-Sinencio,et al.  A Low THD, Low Power, High Output-Swing Time-Mode-Based Tunable Oscillator Via Digital Harmonic-Cancellation Technique , 2010, IEEE Journal of Solid-State Circuits.

[34]  Jonathan Borremans,et al.  A 86 MHz–12 GHz Digital-Intensive PLL for Software-Defined Radios, Using a 6 fJ/Step TDC in 40 nm Digital CMOS , 2010, IEEE Journal of Solid-State Circuits.

[35]  John R. Long,et al.  A 56-to-65GHz Injection-Locked Frequency Tripler with Quadrature Outputs in 90nm CMOS , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[36]  K. O. Kenneth,et al.  A low-phase-noise and low-power multiband CMOS voltage-controlled oscillator , 2005 .

[37]  Chung-Yu Wu,et al.  A Phase-Locked Loop With Injection-Locked Frequency Multiplier in 0.18-$\mu{\hbox{m}}$ CMOS for $V$ -Band Applications , 2009, IEEE Transactions on Microwave Theory and Techniques.

[38]  Wei-Zen Chen,et al.  A 3-to-10GHz 14-Band CMOS Frequency Synthesizer with Spurs Reduction for MB-OFDM UWB System , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[39]  T. Lee,et al.  Superharmonic injection-locked frequency dividers , 1999, IEEE J. Solid State Circuits.

[40]  Eric A. M. Klumperink,et al.  Jitter Analysis and a Benchmarking Figure-of-Merit for Phase-Locked Loops , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[41]  Behzad Razavi,et al.  Cognitive Radio Design Challenges and Techniques , 2010, IEEE Journal of Solid-State Circuits.

[42]  Asad A. Abidi,et al.  RF-CMOS oscillators with switched tuning , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).