Cryo-CMOS for quantum computing

Cryogenic CMOS, or cryo-CMOS circuits and systems, are emerging in VLSI design for many applications, in primis quantum computing. Fault-tolerant quantum bits (qubits) in surface code configurations, one of the most accepted implementations in quantum computing, operate in deep sub-Kelvin regime and require scalable classical control circuits. In this paper we advocate the need for a new generation of deep-submicron CMOS circuits operating at deep-cryogenic temperatures to achieve the performance required in a fault-tolerant qubit system. We outline the challenges and limitations of operating CMOS in near-zero Kelvin regimes and we propose solutions. The paper concludes with several examples showing the suitability of integrating fault-tolerant.qubits with CMOS.

[1]  I D Conway Lamb,et al.  An FPGA-based instrumentation platform for use at deep cryogenic temperatures. , 2015, The Review of scientific instruments.

[2]  R Maurand,et al.  A CMOS silicon spin qubit , 2016, Nature Communications.

[3]  Andrew S. Dzurak,et al.  High-fidelity readout and control of a nuclear spin qubit in silicon , 2013, Nature.

[4]  R. Feynman.  Simulating physics with computers , 1999 .

[5]  L. DiCarlo,et al.  Demonstration of two-qubit algorithms with a superconducting quantum processor , 2009, Nature.

[6]  L. Vandersypen,et al.  Real-time detection of single-electron tunneling using a quantum point contact , 2004, cond-mat/0407121.

[7]  Zhan Shi,et al.  Quantum control and process tomography of a semiconductor quantum dot hybrid qubit , 2014, Nature.

[8]  J I Colless,et al.  Dispersive readout of a few-electron double quantum dot with fast RF gate sensors. , 2012, Physical review letters.

[9]  P. Barthelemy,et al.  Long-distance coherent coupling in a quantum dot array. , 2013, Nature nanotechnology.

[10]  D. E. Savage,et al.  Integration of on-chip field-effect transistor switches with dopantless Si/SiGe quantum dots for high-throughput testing , 2013, 1305.1837.

[11]  SOI platform for spin qubits , 2016, 2016 Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon (EUROSOI-ULIS).

[12]  A. Gossard,et al.  Fast single-charge sensing with a rf quantum point contact , 2007, 0707.2946.

[13]  M. J. Kelly,et al.  Cryogenic on-chip multiplexer for the study of quantum transport in 256 split-gate devices , 2013, 1306.4229.

[14]  T. Lehmann,et al.  Characterization of SOS-CMOS FETs at Low Temperatures for the Design of Integrated Circuits for Quantum Bit Control and Readout , 2010, IEEE Transactions on Electron Devices.

[15]  Edoardo Charbon,et al.  A reconfigurable cryogenic platform for the classical control of quantum processors. , 2016, The Review of scientific instruments.

[16]  S. Girvin,et al.  Charge-insensitive qubit design derived from the Cooper pair box , 2007, cond-mat/0703002.

[17]  John M. Martinis,et al.  Logic gates at the surface code threshold: Superconducting qubits poised for fault-tolerant quantum computing , 2014 .

[18]  R. Barends,et al.  Superconducting quantum circuits at the surface code threshold for fault tolerance , 2014, Nature.

[19]  E. Charbon.  Single-photon imaging in complementary metal oxide semiconductor processes , 2014, Philosophical Transactions of the Royal Society A: Mathematical, Physical and Engineering Sciences.