Maze routing steiner trees with effective critical sink optimization
暂无分享,去创建一个
Marcelo de Oliveira Johann | Ricardo Augusto da Luz Reis | Renato Fernandes Hentschke | Jaganathan Narasimham
[1] Jason Cong,et al. Performance-Driven Interconnect Design Based on Distributed RC Delay Model , 1993, 30th ACM/IEEE Design Automation Conference.
[2] Xianlong Hong,et al. Performance-Driven Steiner Tree Algorithms for Global Routing , 1993, 30th ACM/IEEE Design Automation Conference.
[3] J. Cong,et al. Provably good algorithms for performance-driven global routing , 1992, [Proceedings] 1992 IEEE International Symposium on Circuits and Systems.
[4] Sachin S. Sapatnekar,et al. Non-Hanan routing , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[5] Somchai Prasitjutrakul,et al. A timing-driven global router for custom chip design , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[6] W. C. Elmore. The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers , 1948 .
[7] David R. Karger,et al. Prim-Dijkstra tradeoffs for improved performance-driven routing tree design , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[8] Mary Jane Irwin,et al. A fast algorithm for minimizing the Elmore delay to identified critical sinks , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[9] M. Hanan,et al. On Steiner’s Problem with Rectilinear Distance , 1966 .
[10] Sung-Woo Hur,et al. Timing-driven maze routing , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[11] Chung-Kuan Cheng,et al. New performance driven routing techniques with explicit area/delay tradeoff and simultaneous wire sizing , 1996, DAC '96.
[12] C. Y. Lee. An Algorithm for Path Connections and Its Applications , 1961, IRE Trans. Electron. Comput..
[13] Andrew B. Kahng,et al. Near-optimal critical sink routing tree constructions , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[14] Chris C. N. Chu,et al. Efficient rectilinear Steiner tree construction with rectilinear blockages , 2005, 2005 International Conference on Computer Design.
[15] Jiang Hu,et al. Fast and flexible buffer trees that navigate the physical layout environment , 2004, Proceedings. 41st Design Automation Conference, 2004..
[16] Nils J. Nilsson,et al. A Formal Basis for the Heuristic Determination of Minimum Cost Paths , 1968, IEEE Trans. Syst. Sci. Cybern..
[17] Martin Zachariasen. Rectilinear full Steiner tree generation , 1999 .
[18] Yici Cai,et al. An efficient hierarchical timing-driven Steiner tree algorithm for global routing , 2002, Proceedings of ASP-DAC/VLSI Design 2002. 7th Asia and South Pacific Design Automation Conference and 15h International Conference on VLSI Design.
[19] Sung-Woo Hur,et al. Timing driven maze routing , 1999, ISPD '99.
[20] Hai Zhou. Efficient Steiner tree construction based on spanning graphs , 2004, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[21] Jason Cong,et al. Provably good performance-driven global routing , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..