Trace driven simulation is an important tool for computer systems performance analysis and prediction, but its accuracy decreases when incomplete or inaccurate traces are used for input. Nevertheless, many memory hierarchy simulation studies have been published which rely on such traces. In this paper we describe BACH, a hardware monitor developed to capture long, accurate, and complete traces on a variety of hardware and software platforms. BACH traces are long | traces containing over 200 million contiguous references have been collected to date. BACH traces are accurate | in contrast to other techniques such as inlining they contain almost no time and space dilation e ects. BACH traces are complete | they contain all references generated by the CPU during tracing, including prefetches and demand fetches from user code, system calls, exceptions, interrupts, and other system code. Finally, the traces produced using BACH are available to members of the general research community. In addition, we demonstrate the usefulness of the traces acquired using BACH through a cache simulation study. The miss rates obtained using BACH traces are shown to be as much as 50 times higher than those obtained using other traces. It is also shown that with a memory access time of 30, predictions of e ective access time can be o by as much as a factor of 2 when using inaccurate or incomplete trace data.
[1]
John Paul Shen,et al.
Instruction level profiling and evaluation of the IBM RS/6000
,
1991,
[1991] Proceedings. The 18th Annual International Symposium on Computer Architecture.
[2]
Kunle Olukotun,et al.
Implementing a Cache for a High-Performance GaAs Microprocessor
,
1991,
ISCA.
[3]
Susan J. Eggers,et al.
Techniques for efficient inline tracing on a shared-memory multiprocessor
,
1990,
SIGMETRICS '90.
[4]
Douglas W. Clark,et al.
Cache Performance in the VAX-11/780
,
1983,
TOCS.
[5]
Douglas W. Clark,et al.
Performance of the VAX-11/780 translation buffer: simulation and measurement
,
1985,
TOCS.
[6]
Mark Horowitz,et al.
ATUM: a new technique for capturing address traces using microcode
,
1986,
ISCA '86.
[7]
Jeffrey C. Mogul,et al.
The effect of context switches on cache performance
,
1991,
ASPLOS IV.
[8]
Gurindar S. Sohi,et al.
High-bandwidth data memory systems for superscalar processors
,
1991,
ASPLOS IV.
[9]
Richard E. Kessler,et al.
Generation and analysis of very long address traces
,
1990,
[1990] Proceedings. The 17th Annual International Symposium on Computer Architecture.
[10]
David A. Wood,et al.
A model for estimating trace-sample miss ratios
,
1991,
SIGMETRICS '91.