Control and Cybernetics Cost-efficient Synthesis of Multiprocessor Heterogeneous Systems

In this paper an algorithm for co-synthes is of dis­ tributed embedded systems is presented. The algorithm is based on iterative improvement heuristics, taking into consideration so­ phisticated modifications and possibiliti es of furth er improvements. Starting from the solution with the highest performance, architec­ ture of the system is modified until it achi eves the lowes t cost. It has been observed that the algorithm presented has the capacity of getting out of the lo cal minima. Experimental res ults showed high effici ency of the algorithm. Almost all results obtained with the help of the algorithm were significantly better than the results obtain ed with the help of Yen- Wolf algorithm presented in the literature.

[1]  Guy Gogniat,et al.  A path analysis based partitioning for time constrained embedded systems , 1998, Proceedings of the Sixth International Workshop on Hardware/Software Codesign. (CODES/CASHE'98).

[2]  Niraj K. Jha,et al.  MOGAC: a multiobjective genetic algorithm for the co-synthesis of hardware-software embedded systems , 1997, ICCAD 1997.

[3]  Petru Eles,et al.  Energy-efficient mapping and scheduling for DVS enabled distributed embedded systems , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[4]  Petru Eles,et al.  System Level Hardware/Software Partitioning Based on Simulated Annealing and Tabu Search , 1997, Des. Autom. Embed. Syst..

[5]  Jörg Henkel,et al.  High-level estimation techniques for usage in hardware/software co-design , 1998, Proceedings of 1998 Asia and South Pacific Design Automation Conference.

[6]  Jörg Henkel,et al.  A hardware/software partitioner using a dynamically determined granularity , 1997, DAC.

[7]  Xiaobo Sharon Hu,et al.  Configuration-level hardware/software partitioning for real-time embedded systems , 1994, CODES.

[8]  Wayne H. Wolf,et al.  Sensitivity-driven co-synthesis of distributed embedded systems , 1995, Proceedings of the Eighth International Symposium on System Synthesis.

[9]  Christian Haubelt,et al.  System design for flexibility , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[10]  Debanjan Saha,et al.  Hardware software partitioning using genetic algorithm , 1997, Proceedings Tenth International Conference on VLSI Design.

[11]  Edward A. Lee,et al.  The extended partitioning problem: hardware/software mapping and implementation-bin selection , 1995, Proceedings Sixth IEEE International Workshop on Rapid System Prototyping. Shortening the Path from Specification to Prototype.

[12]  Niraj K. Jha,et al.  COSYN: hardware-software co-synthesis of embedded systems , 1997, DAC.

[13]  G. Borriello,et al.  Communication synthesis for distributed embedded systems , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).

[14]  Ivo Bolsens,et al.  Proceedings of the conference on Design, Automation & Test in Europe , 2000 .

[15]  Sang Nan.  Hardware/software Co-synthesis for SoC Design , 2006 .

[16]  Leendert M. Huisman.  1988 Design Automation Conference: Guest Editorial , 1988 .

[17]  Alice C. Parker,et al.  SOS: Synthesis of application-specific heterogeneous multiprocessor systems , 2001, J. Parallel Distributed Comput..

[18]  Soonhoi Ha,et al.  A hardware-software cosynthesis technique based on heterogeneous multiprocessor scheduling , 1999, Proceedings of the Seventh International Workshop on Hardware/Software Codesign (CODES'99) (IEEE Cat. No.99TH8450).

[19]  Niraj K. Jha,et al.  CASPER: Concurrent hardware-software co-synthesis of hard real-time aperiodic and periodic specifications of embedded system architectures , 1998, Proceedings Design, Automation and Test in Europe.

[20]  Petru Eles,et al.  Scheduling of conditional process graphs for the synthesis of embedded systems , 1998, DATE.

[21]  Soonhoi Ha,et al.  Hardware-software cosynthesis of multi-mode multi-task embedded systems with real-time constraints , 2002, Proceedings of the Tenth International Symposium on Hardware/Software Codesign. CODES 2002 (IEEE Cat. No.02TH8627).

[22]  Edward A. Lee,et al.  The Extended Partitioning Problem: Hardware/Software Mapping, Scheduling, and Implementation-bin Selection , 1997, Des. Autom. Embed. Syst..

[23]  Luca Benini,et al.  Design Automation of Embedded Systems , 2003 .

[24]  Wayne H. Wolf,et al.  Performance estimation for real-time distributed embedded systems , 1995, Proceedings of ICCD '95 International Conference on Computer Design. VLSI in Computers and Processors.

[25]  Ranga Vemuri,et al.  MAGELLAN: multiway hardware-software partitioning and scheduling for latency minimization of hierarchical control-dataflow task graphs , 2001, Ninth International Symposium on Hardware/Software Codesign. CODES 2001 (IEEE Cat. No.01TH8571).

[26]  鈴木 敬,et al.  Efficient Software Performance Estimation Methods for Hardware/Software Codesign , 1996 .

[27]  Wayne H. Wolf,et al.  Process Partitioning for Distributed Embedded Systems , 1996, CODES.

[28]  Giovanni De Micheli,et al.  Hardware-software Co-synthesis for Digital Systems , 2001 .

[29]  Trong-Yen Lee,et al.  Hardware-Software Multi-Level Partitioning for Distributed Embedded Multiprocessor Systems , 2001 .

[30]  Niraj K. Jha,et al.  MOCSYN: multiobjective core-based single-chip system synthesis , 1999, DATE '99.

[31]  Yuan Xie,et al.  Allocation and scheduling of conditional task graph in hardware/software co-synthesis , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.