Comparative analysis of carry select adder using 8T and 10T full adder cells

This paper present a comparison between the design of the 8T adder based Carry Select Adder (CSA) and 10T adder based CSA. Using both the designs of adders 4-bit CSA architecture has been developed and compared with the 28T adder 4-bit CSA. The 10T CSA design has reduced delay, power and area as compared with the 28T CSA with a slight tradeoff for area as compared to 8T CSA. The analysis shows that the 10T CSA is better than both 8T adder based CSA and 28T CSA. This work evaluates the performance of the 10T CSA design in terms of power, delay and area using 180nm CMOS process technology Cadence Virtuoso tool and Spectre simulator.

[1]  R Hemima.,et al.  Design of 4 bit low power carry select adder , 2011, 2011 International Conference on Signal Processing, Communication, Computing and Networking Technologies.

[2]  Tripti Sharma,et al.  Array Multiplier using pMOS based 3T XOR Cell , 2012 .

[3]  Wolfgang Fichtner,et al.  Low-power logic styles: CMOS versus pass-transistor logic , 1997, IEEE J. Solid State Circuits.

[4]  B. Ramkumar,et al.  Low-Power and Area-Efficient Carry Select Adder , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  S. Manju,et al.  An efficient SQRT architecture of Carry Select adder design by Common Boolean logic , 2013, 2013 International Conference on Emerging Trends in VLSI, Embedded System, Nano Electronics and Telecommunication System (ICEVENT).

[6]  S. P. Pandey,et al.  Comparative analysis of 10T and 14T full adder at 45nm technology , 2012, 2012 2nd IEEE International Conference on Parallel, Distributed and Grid Computing.

[7]  K. Saranya.  Low Power and Area-Efficient Carry Select Adder , 2013 .