Wafer-to-wafer hybrid bonding technology for 3D IC
暂无分享,去创建一个
[1] J.-Q. Lu,et al. Bonding interfaces in wafer-level metal/adhesive bonded 3D integration , 2008, 2008 58th Electronic Components and Technology Conference.
[2] E. Beyne,et al. 3D integration by Cu-Cu thermo-compression bonding of extremely thinned bulk-Si die containing 10 μm pitch through-Si vias , 2006, 2006 International Electron Devices Meeting.
[3] Jian-Qiang Lu,et al. Wafer-Level 3D Integration Technology Platforms for ICs and MEMS , 2005 .
[4] Mitsumasa Koyanagi,et al. Handbook of 3D Integration , 2008 .
[5] Eric Beyne,et al. Electrically yielding Collective Hybrid Bonding for 3D stacking of ICs , 2009, 2009 59th Electronic Components and Technology Conference.
[6] Peter Ramm,et al. Handbook of 3D integration : technology and applications of 3D integrated circuits , 2012 .
[7] X. Gu,et al. A 300-mm wafer-level three-dimensional integration scheme using tungsten through-silicon via and hybrid Cu-adhesive bonding , 2008, 2008 IEEE International Electron Devices Meeting.
[8] G. G. Stokes. "J." , 1890, The New Yale Book of Quotations.
[9] P. De Moor,et al. Simultaneous Cu-Cu and Compliant Dielectric Bonding for 3D Stacking of ICs , 2007, 2007 IEEE International Interconnect Technology Conferencee.
[10] G. Roelkens,et al. Thin-film devices fabricated with benzocyclobutene adhesive wafer bonding , 2005, Journal of Lightwave Technology.