Through mold interconnects for fan-out wafer level package
暂无分享,去创建一个
Vempati Srinivasa Rao | Tai Chong Chai | Leong Ching Wai | Soon Wee Ho | Daniel Ismael Cereno | Hsiang-Yao Hsiao | Boon Long Lau | Soon Ann Sek
[1] H. Hedler,et al. An embedded device technology based on a molded reconfigured wafer , 2006, 56th Electronic Components and Technology Conference 2006.
[3] Tomohiro Nishiyama,et al. System in wafer-level package technology with RDL-first process , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).
[4] Seung Wook Yoon,et al. Advanced low profile PoP solution with embedded wafer level PoP (eWLB-PoP) technology , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.
[5] Vempati Srinivasa Rao,et al. Development of High Density Fan Out Wafer Level Package (HD FOWLP) with Multi-layer Fine Pitch RDL for Mobile Applications , 2016, 2016 IEEE 66th Electronic Components and Technology Conference (ECTC).