Phase-Encoding for On-Chip Signalling

A novel self-timed communication protocol is based on the phase-modulation of a reference signal. The reference signal is sent on a number of transmission lines and the data can be recovered observing the sequence of events on the these lines. Employing several lines increases the number of states hence reducing the number of symbols required for a transmission. A new encoding algorithm is described which generates symbol-dependent matrices which are used to control the phase of transmission lines. The protocol concept, the algorithm and analysis of the system, together with simulation results, are presented.

[1]  Jacques Gautrais,et al.  Rank order coding , 1998 .

[2]  Alexandre Yakovlev,et al.  Design and analysis of dual-rail circuits for security applications , 2005, IEEE Transactions on Computers.

[3]  Mark R. Greenstreet,et al.  Efficient self-timed interfaces for crossing clock domains , 2003, Ninth International Symposium on Asynchronous Circuits and Systems, 2003. Proceedings..

[4]  William John Bainbridge,et al.  Delay insensitive system-on-chip interconnect using 1-of-4 data encoding , 2001, Proceedings Seventh International Symposium on Asynchronous Circuits and Systems. ASYNC 2001.

[5]  Michael Nicolaidis,et al.  Embedded robustness IPs , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[6]  Hoi-Jun Yoo,et al.  Adaptive network-on-chip with wave-front train serialization scheme , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005..

[7]  Alexandre Yakovlev,et al.  Delay/Phase Regeneration Circuits , 2007, 13th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'07).

[8]  Dr John Bainbridge.  Asynchronous System-on-Chip Interconnect , 2002, Distinguished Dissertations.

[9]  Alexandre Yakovlev,et al.  PSK Signalling on NoC Buses , 2005, PATMOS.

[10]  Alexandre Yakovlev,et al.  Multiple-rail phase-encoding for NoC , 2006, 12th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'06).

[11]  Charles E. Molnar,et al.  Simple circuits that work for complicated reasons , 2000, Proceedings Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2000) (Cat. No. PR00586).

[12]  Mark R. Greenstreet,et al.  Surfing interconnect , 2006, 12th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'06).

[13]  Michael Nicolaidis.  Time redundancy based soft-error tolerance to rescue nanometer technologies , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[14]  W. Dally,et al.  Route packets, not wires: on-chip interconnection networks , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[15]  Arnaud Delorme,et al.  Spike-based strategies for rapid processing , 2001, Neural Networks.

[16]  Martin L. Schmatz,et al.  Jitter measurements of high-speed serial links , 2004, IEEE Design & Test of Computers.