Facile approach of enhanced heat mitigation between 3D stacked layers by Introducing a sub micron thick heat spreading materials

Polder and Van Hove in 1971 forecasted, it is possible to transfer heat between the planer surface by phonon tunneling mechanism, having interlayer separation that is comparable to the phonon wavelength. Towards that, in this work we examined the heat mitigation issues widely prevalent in 3D stacked ICs using finite element analysis. We observed batter heat mitigation by using optimized thickness of heat spreader sandwiched between ICs, containing TTSVs. FEM result shows nearly 15 oC reduction in temperature from 313oC to 298 oC of the top most IC in a 3D stack compared with the case without TTSV and heat spreader in the ILD plane.

[1]  E. Meyhofer,et al.  Study of radiative heat transfer in Ångström- and nanometre-sized gaps , 2017, Nature Communications.

[2]  S. Singh,et al.  Hybrid TTSV structure for heat mitigation and energy harvesting in 3D IC , 2015, 2015 IEEE 65th Electronic Components and Technology Conference (ECTC).

[3]  Md. Shohrab Hossain,et al.  Thermal Management in 3-D Integrated Circuits with Graphene Heat Spreaders , 2012 .

[4]  Chuan Seng Tan,et al.  Thermal mitigation using thermal through silicon via (TTSV) in 3-D ICs , 2009, 2009 4th International Microsystems, Packaging, Assembly and Circuits Technology Conference.

[5]  M. Hove,et al.  Theory of Radiative Heat Transfer between Closely Spaced Bodies , 1971 .